Low-dropout voltage regulator circuit
US-12164317-B2 · Dec 10, 2024 · US
US9671805B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9671805-B2 |
| Application number | US-201514632345-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 26, 2015 |
| Priority date | Jun 4, 2014 |
| Publication date | Jun 6, 2017 |
| Grant date | Jun 6, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Amplifiers, notably multi-stage amplifiers, such as linear regulators (e.g. low-dropout regulators) configured to provide a constant output voltage subject to load transients are presented. An amplifier is described, which comprises a first amplification stage configured to provide an intermediate voltage, based on an outer feedback voltage and based on a reference voltage. Furthermore, the amplifier comprises an output stage configured to provide a load current at an output voltage based on the intermediate voltage. In addition, the amplifier comprises an outer feedback circuit configured to derive the outer feedback voltage from the output voltage. The output stage comprises a buffer configured to provide a drive voltage based on the intermediate voltage and based on an inner feedback voltage derived from the output voltage. The buffer comprises a pass device which is configured to provide the load current at the output voltage based on the drive voltage.
Opening claim text (preview).
What is claimed is: 1. An amplifier comprising a first amplification stage configured to provide an intermediate voltage, based on an outer feedback voltage and based on a reference voltage; an output stage configured to provide a load current at an output voltage based on the intermediate voltage; and an outer feedback circuit configured to derive the outer feedback voltage from the output voltage; wherein the output stage comprises a buffer configured to provide a drive voltage based on the intermediate voltage and based on an inner feedback voltage derived from the output voltage; and wherein the buffer comprises a pass device configured to provide the load current at the output voltage based on the drive voltage, and wherein the first amplification stage comprises a differential amplification stage; the differential amplification stage comprises a differential transistor pair, and is configured to provide the intermediate voltage at a stage output node of the differential transistor pair, based on the outer feedback voltage at a first stage input node and based on the reference voltage at a second stage input node; the differential transistor pair further comprises a current feedback node; the differential amplification stage further comprises an active load comprising a diode transistor directly coupled to the current feedback node and a mirror transistor coupled to the stage output node, wherein the current feedback node comprises a drain of the diode transistor; and the amplifier further comprises a current feedback network configured to provide a feedback current to the current feedback node, in dependence of a voltage at the pass device. 2. The amplifier of claim 1 , wherein the buffer comprises an input transistor having a gate, a source and a drain; a gate-source voltage of the input transistor depends on the intermediate voltage and on the inner feedback voltage; and the drive voltage depends on a drain-source current of the input transistor. 3. The amplifier of claim 2 , wherein the outer feedback circuit is such that the outer feedback voltage is proportional to the output voltage; the first amplification stage is such that the intermediate voltage increases if the outer feedback voltage drops below the reference voltage; the inner feedback voltage is proportional to the output voltage; and the gate-source voltage of the input transistor depends on a difference between the intermediate voltage and the inner feedback voltage. 4. The amplifier of claim 2 , wherein the input transistor is configured to decrease the drain-source current as the gate-source voltage decreases, and vice versa; and the buffer comprises comparing means configured to compare a current derived from the drain-source current with a reference current; wherein the drive voltage depends on a difference between the current derived from the drain-source current and the reference current. 5. The amplifier of claim 2 , wherein the buffer comprises a current mirror, wherein a first side of the current mirror is arranged in series with the input transistor; and a current source which is configured to provide a reference current and which is arranged in series with a second side of the current mirror; wherein the drive voltage depends on a voltage level of a midpoint between the current source and the second side of the current mirror. 6. The amplifier of claim 5 , wherein the buffer comprises a drive stage configured to determine the drive voltage based on the voltage level of the midpoint between the current source and the second side of the current mirror. 7. The amplifier of claim 6 , wherein the drive stage comprises a first drive stage transistor configured to generate a drive current, in dependence of the voltage level of the midpoint between the current source and the second side of the current mirror; and a second drive stage transistor which is arranged in series with the first drive stage transistor and which forms a current mirror with the pass device. 8. The amplifier of claim 1 , wherein the inner feedback voltage is equal to the output voltage. 9. The amplifier of claim 1 , wherein the current feedback network is such that the feedback current depends on a gate-source voltage at the pass device. 10. The amplifier of claim 1 , wherein the current feedback network is such that the feedback current drops as the gate-source voltage at the pass device increases. 11. The amplifier of claim 1 , wherein the current feedback network comprises a feedback transistor having a drain, a source and a gate; the feedback current corresponds to the drain-source current of the feedback transistor; and the gate of the feedback transistor is coupled to a gate of the pass device. 12. The amplifier of claim 11 , wherein the current feedback network comprises a feedback current generator arranged in series to the feedback transistor. 13. The amplifier of claim 1 , wherein gates of the diode transistor and the mirror transistor are coupled with one another; the gates of the diode transistor and the mirror transistor are coupled to the current feedback node; a drain of the mirror transistor is coupled to the stage output node; the differential transistor pair comprises a first transistor for the first stage input node and a second transistor for the second stage input node; the first transistor is coupled to the stage output node; and/or the second transistor is coupled to the current feedback node. 14. A method for stabilizing an amplifier; wherein the amplifier comprises a first amplification stage configured to provide an intermediate voltage, based on an outer feedback voltage and based on a reference voltage; an output stage configured to provide a load current at an output voltage based on the intermediate voltage; wherein the output stage comprises a pass device configured to provide the load current at the output voltage based on a drive voltage; and an outer feedback circuit configured to derive the outer feedback voltage from the output voltage; wherein the method comprises providing the drive voltage based on the intermediate voltage and based on an inner feedback voltage derived from the output voltage, and wherein the first amplification stage comprises a differential amplification stage; the differential amplification stage comprises a differential transistor pair, and is configured to provide the intermediate voltage at a stage output node of the differential transistor pair, based on the outer feedback voltage at a first stage input node and based on the reference voltage at a second stage input node; the differential transistor pair further comprises a current feedback node; the differential amplification stage further comprises an active load comprising a diode transistor directly coupled to the current feedback node and a mirror transistor coupled to the stage output node, wherein the current feedback node comprises a drain of the diode transistor; and the amplifier further comprises a current feedback network configured to provide a feedback current to the current feedback node, in dependence of a voltage at the pass device. 15. The method for stabilizing an amplifier of claim 14 , wherein the buffer comprises an input transistor having a gate, a source and a drain; a gate-source voltage of the input transistor depends on the intermediate voltage and on the inner feedback voltage; and the drive voltage depends on a drain-source current of the input transistor. 16. The method for stabilizing an amplifier of claim 15 , wherein t
DC amplifiers in which all stages are DC-coupled (H03F3/45 takes precedence) · CPC title
Long tailed pairs (H03F3/4521, H03F3/45237 take precedence) · CPC title
characterised by the feedback circuit · CPC title
there are multiple cascaded folded or not folded common gate stages of a cascode dif amp · CPC title
the LC comprising one current mirror · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.