Parallel inverter systems and methods
US-2024014751-A1 · Jan 11, 2024 · US
US9667172B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9667172-B2 |
| Application number | US-201313851589-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 27, 2013 |
| Priority date | Apr 2, 2012 |
| Publication date | May 30, 2017 |
| Grant date | May 30, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An inverter for the selective feeding of effective power and reactive power into a power grid has two serially connected intermediate circuit capacitors, the joint connection of which defines a median voltage level between a positive voltage level and a negative voltage level. It also has first, second, third, and fourth semiconductor switches having free-wheeling diodes respectively connected in parallel, which are arranged serially in this sequence between the positive and the negative voltage levels, the joint connection of the second and third semiconductor switches being connected to the power grid via a choke. The inverter also has serially connected first and second diodes, the joint connection of which is at the median voltage level, and whose second connection is connected to the joint connection of the first and second semiconductor switches and of the third and fourth semiconductor switches. Joint connections of two of the first to fourth semiconductor switches are connected to additional chokes, which by additional semiconductor switches form switchable paths for accepting free-wheeling currents. In this manner, it is possible to avoid putting stress on diodes as a result of the reverse recovery effect.
Opening claim text (preview).
What is claimed is: 1. A multiphase inverter for selectively feeding effective and reactive power into a power grid having a plurality of phases, comprising: a plurality of circuits, each circuit corresponding to a respective phase of each and every one of the plurality of phases of the power grid, each circuit of the plurality of circuits including: two series-connected intermediate circuit capacitors, a joint connection of which defines a median voltage level between a positive voltage level and a negative voltage level; first, second, third, and fourth semiconductor switches including parallel-connected free-wheeling diodes, located serially in sequence between the positive voltage level and the negative voltage level, a joint connection of the second semiconductor switch and the third semiconductor switch connectable via a choke to the power grid; series-connected first and second diodes, a joint connection of which is at the median voltage level, a second connection of the series-connected first and second diodes connected to a joint connection of the first semiconductor switch and the second semiconductor switch, a third connection of the series-connected first and second diodes connected to a joint connection of the third semiconductor switch and the fourth semiconductor switch; additional semiconductor switches; and additional chokes connected to joint connections of two of the first to fourth semiconductor switches to form, in accordance with the additional semiconductor switches, switchable paths to accept free-wheeling currents, the additional chokes including (a) a first additional choke connected to a joint connection of the first and second semiconductor switches, (b) a second additional choke connected to a joint connection of the second and third semiconductor switches, and (c) a third additional choke connected to a joint connection of the third and fourth semiconductor switches. 2. The multiphase inverter according to claim 1 , wherein to accept free-wheeling currents during an output of effective power, the joint connection of the first and second semiconductor switches is connected to a second choke, a second connection of which is connected via a third diode to the median voltage level and via a fifth semiconductor switch to the positive voltage level, and the joint connection of the third and fourth semiconductor switches is connected to a third choke, a second connection of which is connected via a fourth diode to the median voltage level and via a sixth semiconductor switch to the negative voltage level. 3. The multiphase inverter according to claim 1 , wherein to accepting free-wheeling currents during an output of reactive power, the joint connection of the second and third semiconductor switches is connected to a fourth choke, a second connection of which is connected via a seventh semiconductor switch to the median voltage level, via a fifth diode to the positive voltage level, and via a sixth diode to the negative voltage level, the fifth and sixth diodes being connected in series and in a blocking direction between the positive voltage level and the negative voltage level. 4. The multiphase inverter according to claim 1 , wherein the joint connection of the second and third semiconductor switches is connected to a fourth choke, having a second connection connected via an eighth semiconductor switch and via the second diode, and via a ninth semiconductor switch and via the first diode to the median voltage level, and additionally via a fifth diode to the positive voltage level, and via a sixth diode to the negative voltage level, the fifth and sixth diodes being connected in series and in a blocking direction between the positive voltage level and the negative voltage levels. 5. The multiphase inverter according to claim 1 , wherein the joint connection of the second and third semiconductor switches is connected to a fifth choke and a sixth choke, a second connection of the fifth choke being connected via an eighth semiconductor switch and via the second diode to the median voltage level and via an eighth diode to the positive voltage level, and a second connection of the sixth choke being connected via a ninth semiconductor switch and via the first diode to the median voltage level and via a ninth diode to the negative voltage level. 6. The multiphase inverter according to claim 1 , wherein the intermediate circuit capacitors are adapted to be fed from a photovoltaic facility. 7. The multiphase inverter according to claim 1 , wherein the joint connection of the second semiconductor switch and the third semiconductor switch is connected to the power grid via the choke. 8. A method for operating a multiphase inverter according to claim 1 as a three-point rectifier, comprising: switching the joint connection of the second and third semiconductor switches back and forth by switching operations of the first to fourth semiconductor switches according to a voltage in the power grid either between the median voltage level and the positive voltage level or between the median voltage level and the lower voltage level; wherein the switching operations of the first to fourth semiconductor switches are accompanied by switching operations of the additional semiconductor switches to connect the additional chokes to the joint connections of the first to fourth semiconductor switches to accept temporarily occurring free-wheeling currents. 9. The method according to claim 8 , wherein for feeding effective power into the power grid: during a positive half wave of the power grid, the first semiconductor switch is clocked, while the second semiconductor switch remains permanently closed such that following an opening of the first semiconductor switch, a free-wheeling current flows from the median voltage level via the first diode and the second semiconductor switch, and prior to a renewed closure of the first semiconductor switch, a fifth semiconductor switch is closed such that the free-wheeling current that is flowing is overtaken, coming from the positive voltage level and continuously rising, by the second choke via the fifth semiconductor switch such that the joint connection of the first and second semiconductor switches is again at the positive voltage level when the first semiconductor switch is closed again and the fifth semiconductor switch is opened again; and during a negative half wave of the power grid, the fourth semiconductor switch is clocked, while the third semiconductor switch remains permanently closed such that following an opening of the fourth semiconductor switch, a free-wheeling current flows from the median voltage level via the second diode and the third semiconductor switch, and prior to a renewed closure of the fourth semiconductor switch, a sixth semiconductor switch is closed such that the free-wheeling current that is flowing is overtaken, coming from the negative voltage level and continuously rising, by a third choke via the sixth semiconductor switch such that the joint connection of the third and fourth semiconductor switches is again at the negative voltage level when the fourth semiconductor switch is closed again and the sixth semiconductor switch is opened again. 10. The method according to claim 8 , wherein for feeding reactive power into the power grid: during a negative half wave of the power grid, the second semiconductor switch is clocked while the first semiconductor switch is open, and when the second semiconductor switch is closed, a current flows from the median voltage level via the first diode, the second semiconductor switch, and the first choke into the power grid, and, following an opening of the second semiconductor switch, a free-wheeling current flows over t
Neutral point clamped inverters · CPC title
with automatic control of output voltage or current · CPC title
Cross-Sectional Technologies · mapped topic
Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.