Transmitter for transmitting a process variable to a programmable logic controller
US-11949227-B2 · Apr 2, 2024 · US
US9665455B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9665455-B2 |
| Application number | US-201514849102-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 9, 2015 |
| Priority date | Sep 16, 2014 |
| Publication date | May 30, 2017 |
| Grant date | May 30, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention relates to an input module ( 32 ) for a programmable logic controller able to be connected to a plurality of elements of an automated chain, the module ( 32 ) comprising: inputs ( 32 A, 32 B), each input ( 32 A, 32 B) being able to receive the signal from at least one element of the plurality of elements, interfaces ( 40 A, 40 B), each interface ( 40 A, 40 B) being associated with a single input and comprising at least one output ( 40 A 6, 40 B 6 ) able to operate in three different states, a test block ( 42 ), and a processing sub-module ( 24 ) able to compare the state of the output ( 40 A 6, 40 B 6 ) of each interface ( 40 A, 40 B) with the state imposed by the test block ( 42 ) and to deduce an operating anomaly of the module ( 32, 34 ) therefrom.
Opening claim text (preview).
The invention claimed is: 1. An input module for a programmable logic controller able to be connected to a plurality of elements of an automated chain, the input module comprising: inputs, each input being able to receive the signal from at least one element of the plurality of elements, interfaces, each interface being associated with a single input and comprising at least one output able to operate in three different states: a forcing state corresponding to the maximum voltage that the output of the interface is able to deliver, a low state corresponding to the minimum voltage that the output of the interface is able to deliver, and a read state in which the output of the interface is able to deliver an image of the signal received by the input associated with the considered interface, a test block connected to each of the interfaces and able to impose the state of the output of each interface, and a processing sub-module able to compare the state of the output of each interface with the state imposed by the test block and to deduce an operating anomaly of the input module therefrom when the state of the output of at least one interface differs from the state imposed by the test block. 2. The input module according to claim 1 , wherein each interface comprises components having a known failure mode, preferably each component being uniquely chosen from the group consisting of a resistance, a transistor and a diode. 3. The input module according to claim 1 , wherein each interface is identical. 4. The input module according to claim 2 , wherein each interface is identical. 5. The input module according to claim 1 , wherein each interface includes a single transistor able to modify the state of the output of the interface. 6. The input module according to claim 5 , wherein the input module further includes an isolating part isolating the processing sub-module from the interfaces and the test block. 7. The input module according to claim 1 , wherein the input module further includes a power source specific to the test block. 8. The input module according to claim 1 , wherein the processing sub-module is able to determine: an operating anomaly of at least one of the elements of the group made up of one or both interfaces and/or the test block and/or the isolating part when the output state of at least one interface differs from the forcing state whereas the state imposed by the test block is the forcing state, an absence of operating anomaly when the test block is not powered on, and an operating anomaly of at least one of the elements of the group made up of the interfaces and the test block when the output state of at least one interface differs from the low state whereas the state imposed by the test block is the low state. 9. The input module according to claim 1 , wherein the processing sub-module is able to cyclically impose the forcing state, the low state, then the read state at each output of each interface. 10. A programmable logic controller including at least one input module according to claim 1 . 11. A testing method for an input module for a programmable logic controller able to be connected to a plurality of elements of an automated chain, the input module comprising: inputs, each input being able to receive the signal from at least one element of the plurality of elements, interfaces, each interface being associated with a single input and comprising at least one output able to operate in three different states: a forcing state corresponding to the maximum voltage that the output of the interface is able to deliver, a low state corresponding to the minimum voltage that the output of the interface is able to deliver, and a read state in which the output of the interface is able to deliver an image of the signal received by the input associated with the considered interface, a test block connected to each of the interfaces and able to impose the state of the output of each interface, and a processing sub-module able to compare the state of the output of each interface with the state imposed by the test block and to deduce an operating anomaly of the input module therefrom when the state of the output of at least one interface differs from the state imposed by the test block, the method comprising the following steps: imposing a forcing state on each output of each interface, verifying the operating state of the input module when a forcing state is imposed on each output of each interface, imposing a low state on each output of each interface, verifying the operating state of the input module when a low state is imposed on each output of each interface, and deducing the operating state of the first input module based on the results of the verification steps.
to test buses, lines or interfaces, e.g. stuck-at or open line faults · CPC title
Each interface, module has simulation module which takes over control · CPC title
Modules, construction of system · CPC title
Safety, monitoring · CPC title
Send dummy, check data to I-O to check correct I-O connection · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.