Apparatus and method for controlling impedance tuning by using hybrid control algorithm

US9654059B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9654059-B2
Application numberUS-201514854054-A
CountryUS
Kind codeB2
Filing dateSep 15, 2015
Priority dateOct 30, 2014
Publication dateMay 16, 2017
Grant dateMay 16, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An impedance tuning control apparatus has a processing circuit and an output circuit. The processing circuit determines a first control setting according to a first performance metric, and performs a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric. The second performance metric is different from the first performance metric. The output circuit outputs a final control setting to a tuner, wherein the final control setting is derived from the second control setting.

First claim

Opening claim text (preview).

What is claimed is: 1. An impedance tuning control apparatus, comprising: a processing circuit, configured to refer to first performance metrics of a plurality of candidate control settings to select a first control setting from the candidate control settings, and perform a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric different from the first performance metric; and an output circuit, configured to output a final control setting to a tuner, wherein the final control setting is derived from the second control setting; wherein the processing circuit is further configured to generate a pre-defined control setting to the tuner via the output circuit, and perform antenna estimation to determine a reflection coefficient involved in determining the first control setting when the tuner is configured by the pre-defined control setting. 2. The impedance tuning control apparatus of claim 1 , wherein the first performance metric includes a transducer gain or a relative transducer gain. 3. The impedance tuning control apparatus of claim 1 , wherein the processing circuit determines the first control setting by performing analytical computation based on the first performance metric. 4. The impedance tuning control apparatus of claim 1 , wherein the second performance metric includes a voltage standing wave ratio (VSWR) or a reflection coefficient amplitude/phase. 5. The impedance tuning control apparatus of claim 1 , wherein the search operation is a local minimum search operation. 6. The impedance tuning control apparatus of claim 1 , wherein the processing circuit is further configured to perform antenna estimation to determine a measured reflection coefficient, and generate an estimated reflection coefficient involved in determining the first control setting by compensating the measured reflection coefficient according to at least one factor of at least one module between an antenna and a detector input. 7. The impedance tuning control apparatus of claim 1 , wherein at least one tunable element in the tuner is configured to have a smallest element value in response to the pre-defined control setting. 8. The impedance tuning control apparatus of claim 1 , wherein each control setting includes at least a control word of a corresponding tunable element in the tuner; and when the control word in the first control setting is set by a boundary value, each candidate control setting checked by the search operation has the control word fixed at the boundary value. 9. The impedance tuning control apparatus of claim 1 , wherein the processing circuit is further configured to pre-compute at least one control setting with respect to at least one loading and at least one frequency, where the at least one control setting is determined according to the first performance metric; and the processing circuit is further configured to load the first control setting from the at least one control setting. 10. The impedance tuning control apparatus of claim 1 , wherein the processing circuit is configured to perform a coarse search operation to find a third control setting according to the first performance metric, and performs a fine search operation through a candidate control setting around the third control setting to find the first control setting according to the first performance metric; a second step size used by the fine search operation is smaller than a first step size used by the coarse search operation. 11. The impedance tuning control apparatus of claim 10 , wherein each control setting includes at least a control word of a corresponding tunable element in the tuner; and when the control word in the third control setting is set by a boundary value, each candidate control setting checked by the fine search operation has the control word fixed at the boundary value. 12. An impedance tuning control apparatus, comprising: a processing circuit, configured to refer to first performance metrics of a plurality of candidate control settings to select a first control setting from the candidate control settings, and perform a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric different from the first performance metric; and an output circuit, configured to output a final control setting to a tuner, wherein the final control setting is derived from the second control setting; wherein a candidate control setting previously checked by the search operation under a loading makes the second performance metric have a metric value beyond a predetermined range, and the processing circuit is further configured to generate a search list of candidate control settings corresponding to the loading by pruning away the candidate control setting in the search list. 13. An impedance tuning control apparatus, comprising: a processing circuit, configured to refer to first performance metrics of a plurality of candidate control settings to select a first control setting from the candidate control settings, and perform a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric different from the first performance metric; and an output circuit, configured to output a final control setting to a tuner, wherein the final control setting is derived from the second control setting; wherein a candidate control setting previously checked by the search operation under a loading makes the second performance metric have a metric value beyond a predetermined range, and the processing circuit is further configured to dynamically maintain a list of unfavorable control settings corresponding to the loading by adding the candidate control setting to the list of unfavorable control settings, and refer to the list of unfavorable control settings to block the candidate control setting from being checked again under the loading. 14. An impedance tuning control apparatus, comprising: a processing circuit, configured to refer to first performance metrics of a plurality of candidate control settings to select a first control setting from the candidate control settings, and perform a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric different from the first performance metric; and an output circuit, configured to output a final control setting to a tuner, wherein the final control setting is derived from the second control setting; wherein the processing circuit is further configured to estimate a source impedance when the tuner is configured by the second control setting, determine a third control setting according to the first performance metric and a source impedance estimation result, and perform another search operation with a search start point set by the third control setting to find the final control setting according to the second performance metric. 15. An impedance tuning control method, comprising: referring to first performance metrics of a plurality of candidate control settings to select a first control setting from the candidate control settings; performing a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric different from the first performance metric; controlling a tuner based on a final control setting derived from the second control setting; and generating a pre-defined control setting t

Assignees

Inventors

Classifications

  • H03F1/56Primary

    Modifications of input or output impedances, not otherwise provided for · CPC title

  • with semiconductor devices only · CPC title

  • A circuit being added at the input of an amplifier to adapt the input impedance of the amplifier · CPC title

  • Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages (matching circuits in general H03H) · CPC title

  • the amplifier being a low noise amplifier [LNA] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9654059B2 cover?
An impedance tuning control apparatus has a processing circuit and an output circuit. The processing circuit determines a first control setting according to a first performance metric, and performs a search operation with a search start point set by the first control setting to find a second control setting according to a second performance metric. The second performance metric is different fro…
Who is the assignee on this patent?
Mediatek Inc
What technology area does this patent fall under?
Primary CPC classification H03F1/56. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 16 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).