Array substrate and manufacturing method thereof, touch display device

US9652099B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9652099-B2
Application numberUS-201414647574-A
CountryUS
Kind codeB2
Filing dateNov 21, 2014
Priority dateJul 8, 2014
Publication dateMay 16, 2017
Grant dateMay 16, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array substrate and its manufacturing method, and a touch display device are disclosed. A display area of the array substrate includes a plurality of thin film transistor ( 11 ), first transparent electrodes ( 12 ), second transparent electrodes ( 13 ) and a transparent insulation layer ( 16 ) that contacts the second transparent electrodes ( 13 ); the transparent insulation layer ( 16 ) is a conductor when a voltage applied thereon is larger than a predetermined voltage, and is an insulator when the voltage applied therein is less than the predetermined voltage. The second transparent electrodes ( 13 ) include first sub-electrodes ( 131 ) arranged into a plurality of rows in a first direction and insulated from each other, and second sub-electrodes ( 132 ) arranged into a plurality of rows in a second direction and insulated from each other, the first direction is intersected with the second direction. The problems such as noise, visual artifacts, insensitive to touch, or the like caused by unbalance of charges can be avoided.

First claim

Opening claim text (preview).

What is claimed is: 1. An array substrate including a display area and a peripheral area, wherein: the display area includes a plurality of thin film transistors provided on a base substrate, first transparent electrodes electrically connected with drain electrodes of the thin film transistors, second transparent electrodes, and a transparent insulation layer that contacts the second transparent electrodes, wherein the thin film transistors and the first and second transparent electrodes function as display pixels; the transparent insulation layer is applied a voltage such that, in the case where the voltage applied on the transparent insulation layer is larger than a predetermined voltage, the transparent insulation layer becomes a conductor, and in the case where the voltage applied on the transparent insulation layer is less than the predetermined voltage, the transparent insulation layer becomes an insulator; the second transparent electrodes include first sub-electrodes arranged into a plurality of rows in a first direction, and second sub-electrodes arranged into a plurality of rows in a second direction; the first sub-electrodes in different rows are insulated from each other, the second sub-electrodes in different rows are insulated from each other, and the first sub-electrodes and the second sub-electrodes are insulated from each other; the first direction is intersected with the second direction; the transparent insulation layer is extended into the peripheral area; the peripheral area includes a grounded first metal line; and the transparent insulation layer is electrically connected to the grounded first metal line in the peripheral area, and charges accumulated on the second transparent electrodes flow from the second transparent electrodes to the grounded first metal line through the transparent insulation layer when the transparent insulation layer becomes the conductor. 2. The array substrate according to claim 1 , wherein a material of the transparent insulation layer includes a composite material. 3. The array substrate according to claim 2 , wherein the composite material is a composite material including carbon nanotube or a composite material including graphene. 4. The array substrate according to claim 1 , wherein: the first sub-electrodes in each of the rows in the first directions include a plurality of first sub-electrode segments insulated from each other, and the second sub-electrodes in each of the rows in the second directions each is a unitary body that is directly electrically connected, any two adjacent first sub-electrode segments in each of the rows are separated by a row of the second sub-electrode; and the array substrate further includes a second metal line for connecting the first sub-electrode segments in each of the rows. 5. The array substrate according to claim 4 , wherein the first direction is perpendicular to the second direction. 6. The array substrate according to claim 5 , wherein the first direction is a same direction as a gate line; or the first direction is a same direction as a data line. 7. The array substrate according to claim 1 , wherein the first direction is perpendicular to the second direction. 8. The array substrate according to claim 7 , wherein the first direction is a same direction as a gate line; or the first direction is a same direction as a data line. 9. The array substrate according to claim 1 , wherein: during a display period, both the first sub-electrodes and the second sub-electrodes serve as common electrodes configured to be applied with common electrode signals; and during a touch period, the first sub-electrodes in different rows serve as different touch driving electrodes configured to be applied with driving signals, and the second sub-electrodes in different rows serve as different touch sensing electrodes configured to be applied with sensing signals. 10. A method for manufacturing an array substrate that includes a display area and a peripheral area, comprising: in the display area, forming a plurality of thin film transistors located on a base substrate, first transparent electrodes electrically connected with drain electrodes of the thin film transistor, second transparent electrodes, and a transparent insulation layer that contacts the second transparent electrodes; wherein: the thin film transistors and the first and second transparent electrodes function as display pixels; the transparent insulation layer is configured to receive an applied voltage such that, in the case where the voltage applied on the transparent insulation is larger than a predetermined voltage, the transparent insulation layer becomes a conductor, and in the case where the voltage applied on the transparent insulation layer is less than the predetermined voltage, the transparent insulation layer becomes an insulator; the second transparent electrodes include first sub-electrodes arranged into a plurality of rows in a first direction, and second sub-electrodes arranged into a plurality of rows in a second direction; the first sub-electrodes in different rows are insulated from each other, the second sub-electrodes in different rows are insulated from each other, and the first sub-electrodes and the second sub-electrodes are insulated from each other; the first direction is intersected with the second direction; forming the transparent insulation layer includes forming the transparent insulation layer both in the display area and the peripheral area; and the method further includes forming a first metal line in the peripheral area, wherein the first metal line is electrically connected to the transparent insulation layer in the peripheral area, and the first metal line is grounded, and charges accumulated on the second transparent electrodes flow, from the second transparent electrodes to the grounded first metal line through the transparent insulation layer when the transparent insulation layer becomes the conductor. 11. The method according to claim 10 , wherein a material of the transparent insulation layer is a composite material. 12. The method according to claim 11 , wherein the composite material is a composite material including carbon nanotube or composite material including graphene. 13. A touch display device including the array substrate according to claim 1 .

Assignees

Inventors

Classifications

  • Manufacture or treatment · CPC title

  • Electrode mesh in capacitive digitiser: electrode for touch sensing is formed of a mesh of very fine, normally metallic, interconnected lines that are almost invisible to see. This provides a quite large but transparent electrode surface, without need for ITO or similar transparent conductive material · CPC title

  • Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices · CPC title

  • Cross over in capacitive digitiser, i.e. details of structures for connecting electrodes of the sensing pattern where the connections cross each other, e.g. bridge structures comprising an insulating layer, or vias through substrate · CPC title

  • using an active matrix (G09G3/367 - G09G3/3696 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9652099B2 cover?
An array substrate and its manufacturing method, and a touch display device are disclosed. A display area of the array substrate includes a plurality of thin film transistor ( 11 ), first transparent electrodes ( 12 ), second transparent electrodes ( 13 ) and a transparent insulation layer ( 16 ) that contacts the second transparent electrodes ( 13 ); the transparent insulation layer ( 16 ) is …
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Beijing Boe Optoelectronics Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/044. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 16 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).