System and method for peak dynamic power management in a portable computing device

US9652026B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9652026-B2
Application numberUS-201414578437-A
CountryUS
Kind codeB2
Filing dateDec 21, 2014
Priority dateDec 21, 2014
Publication dateMay 16, 2017
Grant dateMay 16, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Various embodiments of methods and systems for dynamically adjusting a peak dynamic power threshold are disclosed. Advantageously, embodiments of the solution for peak dynamic power management optimize a peak dynamic power threshold based on estimations of real-time leakage current levels and/or actual power supply levels to a power domain of a system on a chip (“SoC”). In this way, embodiments of the solution ensure that a maximum amount of available power supply is allocated to dynamic power consumption for processing workloads at an optimum performance or quality of service (“QoS”) level without risking that the total power consumption (leakage power consumption+dynamic power consumption) for the power domain exceeds the power supply capacity.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for managing power consumption in a power domain of a portable computing device (“PCD”), the method comprising: setting a peak dynamic power threshold to an initial level; monitoring temperature of one or more processing components of a system on a chip (“SoC”); monitoring voltage levels supplied to the one or more processing components; calculating an available level for the peak dynamic power threshold representing a remaining amount of power that may be allocated to the one or more processing components, wherein the available level is based on the leakage power level calculated from the monitored temperature and voltage levels associated with the one or more processing components; determining that the available level of the peak dynamic power threshold differs from the initial level of the peak dynamic power threshold; adjusting the peak dynamic power threshold to the available level; and based on the adjusted peak dynamic power threshold, triggering adjustments to a throttling level for one or more functional blocks of one or more of the processing components. 2. The method of claim 1 , further comprising monitoring one or more power level parameters indicative of an actual power supply level to the power domain, wherein: calculating an available level for the peak dynamic power threshold further comprises basing the calculation on the actual power supply level to the power domain. 3. The method of claim 2 , wherein the one or more power level parameters comprise: input voltage to a switching mode power supply, power source type, number of active switching mode power supplies, output voltage of a switching mode power supply, or temperature associated with a power management integrated circuit. 4. The method of claim 1 , wherein the one or more processing components comprise: a graphical processing unit (“GPU”), a camera subsystem, a central processing unit (“CPU”), or a modem. 5. The method of claim 1 , wherein the adjustments to a throttling level comprise one of reducing operating frequency or reducing execution throughput. 6. The method of claim 1 , wherein the adjustments to a throttling level comprise one of increasing operating frequency or increasing execution throughput. 7. The method of claim 1 , wherein the adjustments to a throttling level further comprise reducing operating frequency and voltage supplied to the power domain. 8. The method of claim 1 , wherein triggering adjustments to the throttling level for one or more functional blocks of one or more of the processing components comprises determining a setting for the one or more functional blocks from a lookup table. 9. A computer system for managing power consumption in a power domain of a portable computing device (“PCD”), the system comprising a peak dynamic power (“PDP”) module operable to perform the following: set a peak dynamic power threshold to an initial level; monitor temperature of one or more processing components of a system on a chip (“SoC”); monitor voltage levels supplied to the one or more processing components; calculate an available level for the peak dynamic power threshold representing a remaining amount of power that may be allocated to the one or more processing components, wherein the available level is based on the leakage power level calculated from the monitored temperature and voltage levels associated with the one or more processing components; determine that the available level of the peak dynamic power threshold differs from the initial level of the peak dynamic power threshold; adjust the peak dynamic power threshold to the available level; and based on the adjusted peak dynamic power threshold, trigger adjustments to a throttling level for one or more functional blocks of one or more of the processing components. 10. The computer system of claim 9 , wherein the PDP module is further operable to: monitor one or more power level parameters indicative of an actual power supply level to the power domain; and calculate the available level for the peak dynamic power threshold further based on the actual power supply level to the power domain. 11. The computer system of claim 10 , wherein the one or more power level parameters comprise: input voltage to a switching mode power supply, power source type, number of active switching mode power supplies, output voltage of a switching mode power supply, or temperature associated with a power management integrated circuit. 12. The computer system of claim 9 , wherein the one or more processing components comprise: a graphical processing unit (“GPU”), a camera subsystem, a central processing unit (“CPU”), or a modem. 13. The computer system of claim 9 , wherein the adjustments to a throttling level comprise one of reducing operating frequency or reducing execution throughput. 14. The computer system of claim 9 , wherein the adjustments to a throttling level comprise one of increasing operating frequency or increasing execution throughput. 15. The computer system of claim 9 , wherein the adjustments to a throttling level further comprise reducing operating frequency and voltage supplied to the power domain. 16. The computer system of claim 9 , wherein triggering adjustments to the throttling level for one or more functional blocks of one or more of the processing components comprises determining a setting for the one or more functional blocks from a lookup table. 17. A computer system for managing power consumption in a power domain of a portable computing device (“PCD”), the system comprising: means for setting a peak dynamic power threshold to an initial level; means for monitoring temperature of one or more processing components of a system on a chip (“SoC”); means for monitoring voltage levels supplied to the one or more processing components; means for calculating an available level for the peak dynamic power threshold representing a remaining amount of power that may be allocated to the one or more processing components, wherein the available level is based on the leakage power level calculated from the monitored temperature and voltage levels associated with the one or more processing components; means for determining that the available level of the peak dynamic power threshold differs from the initial level of the peak dynamic power threshold; means for adjusting the peak dynamic power threshold to the available level; and means for triggering adjustments to a throttling level for one or more functional blocks of one or more of the processing components based on the adjusted peak dynamic power threshold. 18. The computer system of claim 17 , further comprising means for monitoring one or more power level parameters indicative of an actual power supply level to the power domain, wherein: calculating an available level for the peak dynamic power threshold further comprises basing the calculation on the actual power supply level to the power domain. 19. The computer system of claim 18 , wherein the one or more power level parameters comprise: input voltage to a switching mode power supply, power source type, number of active switching mode power supplies, output voltage of a switching mode power supply, or temperature associated with a power management integrated circuit. 20. The computer system of claim 17 , wherein the one or more processing components comprise: a graphical processing unit (“GPU”), a camera subsystem, a central processing unit (“CPU”), or a modem. 21. The computer system of

Assignees

Inventors

Classifications

  • by lowering the supply or operating voltage · CPC title

  • by task scheduling · CPC title

  • Power saving in microcontroller unit · CPC title

  • G06F1/324Primary

    by lowering clock frequency · CPC title

  • Power saving characterised by the action undertaken · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9652026B2 cover?
Various embodiments of methods and systems for dynamically adjusting a peak dynamic power threshold are disclosed. Advantageously, embodiments of the solution for peak dynamic power management optimize a peak dynamic power threshold based on estimations of real-time leakage current levels and/or actual power supply levels to a power domain of a system on a chip (“SoC”). In this way, embodiments…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification G06F1/324. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 16 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).