Path calculating method, program and calculating apparatus
US-9215163-B2 · Dec 15, 2015 · US
US9647962B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9647962-B2 |
| Application number | US-201615236636-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 15, 2016 |
| Priority date | Nov 7, 2014 |
| Publication date | May 9, 2017 |
| Grant date | May 9, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In a high-dimensional PCI-Express (PCIe) network, implementation of alternative paths is accomplished to facilitate flexible topology implementation and network domain scaling while enabling improved communication latency. Different portions of the PCIe tree structure are connected to allow a shorter path for communications by utilizing a bridge circuit configured as an end-point with respect to two switches that are not directly connected in the PCIe tree topology. The bridge circuit performs address translations to allow communications from one switch to be passed via the bridge circuit to the other switch.
Opening claim text (preview).
The invention claimed is: 1. A PCIe network system comprising: a plurality of switches coupled together to form a PCIe tree topology with a plurality of branches; a plurality of devices coupled to the plurality of branches formed by the switches; and a bridge circuit exposed to a first switch of the plurality of switches by a first range of addresses assigned to the bridge circuit and exposed to a second switch of the plurality of switches by a second range of addresses assigned to the bridge circuit, the bridge circuit being configured to perform address translations to convert a destination address within the first range of addresses to an address of a device coupled to the second switch, and to convert a destination address within the second range of addresses to an address of a device coupled to the first switch. 2. The PCIe network system of claim 1 , wherein the bridge circuit is configured to perform operations of: receiving a first packet from the first switch, wherein the first packet has the destination address within the first range of addresses; replacing the destination address of the first packet with the address of the device coupled to the second switch; forwarding the first packet with the replaced destination address to the second switch; receiving a second packet from the second switch, wherein the second packet has the destination address within the second range of addresses; replacing the destination address of the second packet with the address of the device connected to the first switch; and forwarding the second packet with the replaced destination address to the first switch. 3. The PCIe network system of claim 1 , wherein the bridge circuit comprises: a first network connection connected to the first switch and a second network connection connected to the second switch; a processing circuit; and a memory storing an address translation table that maps the destination address in the first range of addresses to the address of the device coupled to the second switch, and the destination address in the second range of addresses to the address of the device coupled to the first switch. 4. A method performed by a bridge circuit in a PCIe network system to provide a shortened communication path between two portions of a PCIe tree topology of the PCIe network system, comprising: receiving a first packet from a first switch in a first portion of the PCIe tree topology, wherein the first packet has a destination address within a first range of addresses assigned to the bridge circuit with respect to the first switch; replacing the destination address of the first packet with an address of a device coupled to a second switch in a second portion of the PCIe tree topology; forwarding the first packet with the replaced destination address to the second switch; receiving a second packet from the second switch, wherein the second packet has a destination address within a second range of addresses assigned to the bridge circuit with respect to the second switch; replacing the destination address of the second packet with an address of a device coupled to the first switch; and forwarding the second packet with the replaced destination address to the first switch. 5. The method of claim 4 , further comprising: accessing a mapping table stored in the bridge circuit to retrieve the addresses of the devices coupled to the first and second switches based on the destination addresses of the first and second packets.
Single bridge functionality, e.g. connection of two networks over a single bridge · CPC title
Interconnection of switching modules · CPC title
Multipath · CPC title
by scheduling the transmission of messages at the communication node · CPC title
Discovery or management of network topologies · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.