Monitor circuit, semiconductor integrated circuit, semiconductor device, and method of controlling power supply voltage of semiconductor device

US9647654B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9647654-B2
Application numberUS-201514851592-A
CountryUS
Kind codeB2
Filing dateSep 11, 2015
Priority dateJan 30, 2013
Publication dateMay 9, 2017
Grant dateMay 9, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A monitor circuit includes a reference voltage generating unit that generates first and second reference voltages, a first amplifier unit that amplifies a differential voltage between the first reference voltage and the second reference voltage, a second amplifier unit that amplifies a differential voltage between an internal power supply voltage being supplied to a functional block provided in the semiconductor integrated circuit and the first reference voltage, and a comparator unit that compares an amplification result of the first amplifier unit with an amplification result of the second amplifier unit and outputs a comparison result as a measurement result.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor integrated circuit device on a semiconductor chip, comprising: a first pad which receives a first voltage; a second pad which receives a second voltage lower than the first voltage; a third pad; a first line coupled to the first pad; a second line coupled to the second pad; a CPU coupled between the first line and the second line; and a monitor circuit, comprising: a reference voltage generator, coupled to the second line, which generates a first reference voltage and a second reference voltage different from the first reference voltage based on a voltage from the second line, a first amplifier having an inverting input to receive the first reference voltage, a non-inverting input to receive the second reference voltage, and an output, the first amplifier amplifying a differential voltage between the first reference voltage and the second reference voltage, a second amplifier having an inverting input to receive the first reference voltage, a non-inverting input coupled to the first line, and an output, the second amplifier amplifying a differential voltage between the first reference voltage and a voltage from the first line, a comparator having a first input coupled to the output of the first amplifier, a second input coupled to the output of the second amplifier, and an output, the comparator comparing an output signal of the first amplifier and an output signal of the second amplifier, and outputting a comparison result, and a control circuit to receive the comparison result and provide a control signal to the third pad to control a value of an external power supply voltage supplied to the first pad. 2. The monitor circuit according to claim 1 , wherein the reference voltage generator includes a bandgap reference temperature sensor that generates the first reference voltage and the second reference voltage, and wherein the second reference voltage has a temperature dependence smaller than the first reference voltage. 3. The monitor circuit according to claim 1 , wherein the reference voltage generator includes a bandgap reference temperature sensor that generates the first reference voltage and the second reference voltage, wherein the first reference voltage is dependent on temperature, and wherein the second reference voltage is not dependent on temperature. 4. A semiconductor integrated circuit device on a semiconductor chip, comprising: a first pad which receives a first voltage; a second pad which receives a second voltage lower than the first voltage; a third pad; a first line coupled to the first pad; a second line coupled to the second pad; a CPU coupled between the first line and the second line; a fourth pad which receives a first voltage; a fifth pad which receives a second voltage lower than the first voltage; a third line coupled to the fourth pad; a fourth line coupled to the fifth pad; a GPU coupled between the third line and the fourth line; and a first monitor circuit and a second monitor circuit, each monitor circuit comprising: a reference voltage generator, coupled to the second line or the fourth line, which generates a first reference voltage and a second reference voltage different from the first reference voltage based on a voltage from the second line or the fourth line, a first amplifier having an inverting input to receive the first reference voltage, a non-inverting input to receive the second reference voltage, and an output, the first amplifier amplifying a differential voltage between the first reference voltage and the second reference voltage, a second amplifier having an inverting input to receive the first reference voltage, a non-inverting input coupled to the first line or the third line, and an output, the second amplifier amplifying a differential voltage between the first reference voltage and a voltage from the first line or the third line, and a comparator having a first input coupled to the output of the first amplifier, a second input coupled to the output of the second amplifier, and an output, the comparator comparing an output signal of the first amplifier and an output signal of the second amplifier, and outputting a comparison result, and a first control circuit and a second control circuit, each control circuit receiving the comparison result from the corresponding comparator and providing a control signal to the third pad to control a value of an external power supply voltage supplied to the first pad or the fourth pad. 5. The monitor circuit according to claim 4 , wherein the reference voltage generator includes a bandgap reference temperature sensor that generates the first reference voltage and the second reference voltage, and wherein the second reference voltage has a temperature dependence smaller than the first reference voltage. 6. The monitor circuit according to claim 4 , wherein the reference voltage generator includes a bandgap reference temperature sensor that generates the first reference voltage and the second reference voltage, wherein the first reference voltage is dependent on temperature, and wherein the second reference voltage is not dependent on temperature.

Assignees

Inventors

Classifications

  • in I.C. power supplies · CPC title

  • Supervision thereof, e.g. detecting power-supply failure by out of limits supervision · CPC title

  • Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

  • H03K5/24Primary

    the characteristic being amplitude · CPC title

  • Compensating for temperature change · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9647654B2 cover?
A monitor circuit includes a reference voltage generating unit that generates first and second reference voltages, a first amplifier unit that amplifies a differential voltage between the first reference voltage and the second reference voltage, a second amplifier unit that amplifies a differential voltage between an internal power supply voltage being supplied to a functional block provided in…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H03K5/24. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 09 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).