Light emitting period setting method, driving method for display panel, driving method for backlight, light emitting period setting apparatus, semiconductor device, display panel and electronic apparatus

US9646538B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9646538-B2
Application numberUS-201615065445-A
CountryUS
Kind codeB2
Filing dateMar 9, 2016
Priority dateFeb 8, 2008
Publication dateMay 9, 2017
Grant dateMay 9, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein is a light emitting period setting method for a display panel wherein the peak luminance level is varied through control of a total light emitting period length which is the sum total of period lengths of light emitting periods arranged in a one-field period, including a step of setting period lengths of N light emitting periods, which are arranged in a one-field period, in response to the total light emitting period length such that the period lengths of the light emitting periods continue to keep a fixed ratio thereamong, N being equal to or higher than 3.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device wherein the peak luminance level in each of a plurality of one-field periods is variably controlled through control of respective arrangements of light emitting periods in the plurality of one-field periods, the display device comprising: light emitting period setting circuitry configured to variably set, in each one field period, period lengths of N light emitting periods that are arranged in the respective one-field period, in response to a total light emitting period length for the respective one-field period, where N is an even integer and N ≧3, wherein the N light emitting periods are merged into a single light emitting period when the total light emitting period length reaches a maximum value therefor. 2. The display device according to claim 1 , wherein, in each of the plurality of one-field periods, the beginning of a first one of the N light emitting periods is fixed. 3. The display device according to claim 1 , wherein, in each of the plurality of one-field periods, the end of a last one of the N light emitting periods is fixed. 4. The display device according to claim 1 , wherein, in each of the plurality of one-field periods, the beginning of a first one of the N light emitting periods and the end of a last one of the N light emitting periods are fixed. 5. A display device comprising: a plurality of pixels; and light emitting period setting circuitry configured to variably set, in each one field period, period lengths of N light emitting periods that are arranged in the respective one-field period, in response to a total light emitting period length for the respective one-field period, where N is an even integer and N ≧3, wherein each of the plurality of pixels is configured to emit light according to the period set by the light emitting period setting circuitry, and wherein the N light emitting periods are merged into a single light emitting period when the total light emitting period length reaches a maximum value therefor. 6. The display device according to claim 1 , wherein each of the plurality of pixels includes a light emitting element, a driving transistor, a sampling transistor, a switching transistor, and a capacitor, wherein the driving transistor is configured to control a drive current according to a data voltage stored in the capacitor, and wherein the switching transistor connected between the driving transistor and the light emitting element drive current is configured to switch the drive current according to a pulse signal supplied from the light emitting period setting circuitry. 7. The display device according to claim 6 , wherein, in each of the plurality of one-field periods, the beginning of a first one of the N light emitting periods is fixed. 8. The display device according to claim 6 , wherein, in each of the plurality of one-field periods, the end of a last one of the N light emitting periods is fixed. 9. The display device according to claim 6 , wherein, in each of the plurality of one-field periods, the beginning of a first one of the N light emitting periods and the end of a last one of the N light emitting periods are fixed.

Assignees

Inventors

Classifications

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

  • Control of illumination source (illumination devices structurally associated with liquid crystal cells G02F1/1336) · CPC title

  • in the context of movement of objects on the screen or movement of the observer relative to the screen · CPC title

  • in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements · CPC title

  • A01K5/01Primary

    Feed troughs; Feed pails · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9646538B2 cover?
Disclosed herein is a light emitting period setting method for a display panel wherein the peak luminance level is varied through control of a total light emitting period length which is the sum total of period lengths of light emitting periods arranged in a one-field period, including a step of setting period lengths of N light emitting periods, which are arranged in a one-field period, in res…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification A01K5/01. Mapped technology areas include Human Necessities.
When was this patent published?
Publication date Tue May 09 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).