Signal converter and control device

US9641367B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9641367-B2
Application numberUS-201615159840-A
CountryUS
Kind codeB2
Filing dateMay 20, 2016
Priority dateAug 5, 2015
Publication dateMay 2, 2017
Grant dateMay 2, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A signal converter 100 includes, for at least two-phase signals detected by a resolver excited by a carrier signal having a carrier frequency fc, a first phase shifter 101 that shifts a phase of a first phase signal of the resolver with a pole at a frequency f 1 lower than the carrier frequency fc, a second phase shifter 102 that shifts a phase of a second phase signal of the resolver with a pole at a frequency f 2 higher than the carrier frequency fc, and a synthesizer 103 that combines the phase-shifted first phase signal with the phase-shifted second phase signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A signal converter comprising: a resolver excited by a carrier signal having a carrier frequency fc and which outputs at least two phase signals including a first phase signal and a second phase signal; a first phase shifter circuit that shifts a phase of the first phase signal output from the resolver with a pole at a frequency f 1 lower than the carrier frequency fc; a second phase shifter circuit that shifts a phase of the second phase signal output from the resolver with a pole at a frequency f 2 higher than the carrier frequency fc; and a synthesizer circuit that combines the phase-shifted first phase signal with the phase-shifted second phase signal and outputs a phase-modulated signal where the carrier signal is modulated by a rotation angle of the resolver. 2. The signal converter according to claim 1 , wherein each of the first and second phase shifter circuits has an all-pass filter including an OP amplifier. 3. The signal converter according to claim 1 , wherein relations of “f 1 =fc/n” and “f 2 =fc×n” (n is an arbitrary positive real number) are satisfied. 4. The signal converter according to claim 1 , wherein a difference between a phase shift φ 1 by the first phase shifter circuit and a phase shift φ 2 by the second phase shifter circuit is roughly 90°. 5. The signal converter according to claim 1 , further comprising: a band-pass filter that attenuates, for the phase-modulated signal, a signal component outside a predetermined frequency range centered on the carrier frequency fc. 6. The signal converter according to claim 1 , wherein: the resolver outputs four-phase signals having phases mutually different from one another by roughly 90° including the first phase signal, the second phase signal, a third phase signal and a fourth phase signal, the first phase shifter circuit shifts a phase of a first combined signal obtained by combining the first and third phase signals output from the resolver, the first and third phase signals having phases different from each other by roughly 180°, and the second phase shifter circuit shifts a phase of a second combined signal obtained by combining the second and fourth phase signals output from the resolver, the second and fourth phase signals having phases different from each other by roughly 180°. 7. The signal converter according to claim 1 , further comprising: a signal generator that generates a correction signal for cancelling out a ripple component caused by the carrier signal, wherein the synthesizer superposes the correction signal on the phase-modulated signal. 8. The signal converter according to claim 1 , further comprising: a synchronization circuit that synchronously wave-detects the phase-modulated signal at the carrier frequency fc and outputs a synchronously wave-detected signal; a speed ripple calculator that calculates a ripple component based on a differential value of the synchronously wave-detected signal from the synchronization circuit; and a carrier amplitude phase correction unit that generates a correction signal with a phase and an amplitude by which the ripple component is minimized, wherein the synthesizer superposes the correction signal on the phase-modulated signal. 9. A control device comprising: a resolver excited by a carrier signal having a carrier frequency fc and which outputs at least two phase signals including a first phase signal and a second phase signal; a first phase shifter circuit that shifts a phase of the first phase signal output from the resolver with a pole at a frequency f 1 lower than the carrier frequency fc; a second phase shifter circuit that shifts a phase of the second phase signal output from the resolver with a pole at a frequency f 2 higher than the carrier frequency fc; a synthesizer circuit that combines the phase-shifted first phase signal with the phase-shifted second phase signal and outputs a phase-modulated signal obtained by modulating the carrier signal by a rotation angle of a rotor of the resolver; a synchronization circuit that synchronously wave-detects the phase-modulated signal at the carrier frequency fc and outputs a synchronously wave-detected signal; and a controller that controls a motor which rotates in a synchronized manner with the resolver based on the synchronously wave-detected signal. 10. The control device according to claim 9 , wherein: the resolver outputs four-phase outputs having phases mutually different from one another by roughly 90 including the first phase signal, the second phase signal, a third phase signal and a fourth phase signal, the first phase shifter circuit shifts a phase of a first combined signal obtained by combining the first and third phase signals output from the resolver, the first and third phase signals having phases different from each other by roughly 180°, and the second phase shifter circuit shifts a phase of a second combined signal obtained by combining the second and fourth phase signals output from the, the second and fourth phase signals having phases different from each other by roughly 180°. 11. The control device according to claim 9 , further comprising: a signal generator that generates a correction signal for cancelling out a ripple component caused by the carrier signal, wherein the synthesizer superposes the correction signal on the phase-modulated signal.

Assignees

Inventors

Classifications

  • G01D5/245Primary

    using a variable number of pulses in a train · CPC title

  • Synchronisation information channels, e.g. clock distribution lines · CPC title

  • H04L27/20Primary

    Modulator circuits; Transmitter circuits · CPC title

  • using more than one carrier, e.g. carriers with different phases · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9641367B2 cover?
A signal converter 100 includes, for at least two-phase signals detected by a resolver excited by a carrier signal having a carrier frequency fc, a first phase shifter 101 that shifts a phase of a first phase signal of the resolver with a pole at a frequency f 1 lower than the carrier frequency fc, a second phase shifter 102 that shifts a phase of a second phase signal of the resolver wi…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification G01D5/245. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 02 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).