Ultra-responsive phase shifters for depletion mode silicon modulators

US9638942B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9638942-B2
Application numberUS-201514840409-A
CountryUS
Kind codeB2
Filing dateAug 31, 2015
Priority dateMay 14, 2013
Publication dateMay 2, 2017
Grant dateMay 2, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A novel phase shifter design for carrier depletion based silicon modulators, based on an experimentally validated model, is described. It is believed that the heretofore neglected effect of incomplete ionization will have a significant impact on ultra-responsive phase shifters. A low VπL product of 0.3 V·cm associated with a low propagation loss of 20 dB/cm is expected to be observed. The phase shifter is based on overlapping implantation steps, where the doses and energies are carefully chosen to utilize counter-doping to produce an S-shaped junction. This junction has a particularly attractive VπL figure of merit, while simultaneously achieving attractively low capacitance and optical loss. This improvement will enable significantly smaller Mach-Zehnder modulators to be constructed that nonetheless would have low drive voltages, with substantial decreases in insertion loss. The described fabrication process is of minimal complexity; in particular, no high-resolution lithographic step is required.

First claim

Opening claim text (preview).

What is claimed is: 1. An optical modulator semiconductor device comprising: a substrate; an optical waveguide disposed upon the substrate; a p-type region of semiconductor material disposed within said optical waveguide, said p-type region having a p-type contact terminal; an n-type region of semiconductor material disposed within said optical waveguide, said n-type region having an n-type contact terminal; wherein said n-type region and said p-type region share a non-planar junction interface as viewed in a cross section taken perpendicular to a light propagation direction in said optical waveguide; and wherein said non-planar junction interface is configured to form at least two p/n junctions disposed one over the other in a direction normal to the substrate, so as to enhance an overlap between an optical mode in said optical waveguide and said non-planar junction interface when said optical modulator semiconductor device is operational. 2. The optical modulator semiconductor device of claim 1 wherein the optical waveguide includes an N and P implantation overlap region comprising the non-planar junction interface. 3. The optical modulator semiconductor device of claim 1 , wherein said non-planar junction interface comprises a curved surface having a convex side and a concave side. 4. The optical modulator semiconductor device of claim 3 , wherein said curved surface resembles the English letter “U”. 5. The optical modulator semiconductor device of claim 3 , wherein said curved surface resembles the English letter “C”. 6. The optical modulator semiconductor device of claim 3 , wherein said curved surface resembles the English letter “S”. 7. The optical modulator semiconductor device of claim 3 , wherein said p-type region is on said concave side of said non-planar junction interface and said n-type region is on said convex side of said non-planar junction interface. 8. The optical modulator semiconductor device of claim 3 , wherein said n-type region is on said concave side of said non-planar junction interface and said p-type region is on said convex side of said non-planar junction interface. 9. The optical modulator semiconductor device of claim 1 , wherein said semiconductor is silicon. 10. The optical modulator semiconductor device of claim 1 , wherein said p-type region is doped with boron. 11. The optical modulator semiconductor device of claim 1 , wherein said n-type region is doped with phosphorous. 12. The optical modulator semiconductor device of claim 1 , wherein said n-type region is doped with arsenic.

Assignees

Inventors

Classifications

  • the optical waveguides being made of semiconducting material · CPC title

  • in an optical waveguide structure · CPC title

  • controlled by a high-frequency electromagnetic wave component in an electric waveguide structure · CPC title

  • based on semiconductor elements having potential barriers, e.g. having a PN or PIN junction (G02F1/03 takes precedence) · CPC title

  • G02F1/025Primary

    in an optical waveguide structure (G02F1/017, {G02F1/2257} take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9638942B2 cover?
A novel phase shifter design for carrier depletion based silicon modulators, based on an experimentally validated model, is described. It is believed that the heretofore neglected effect of incomplete ionization will have a significant impact on ultra-responsive phase shifters. A low VπL product of 0.3 V·cm associated with a low propagation loss of 20 dB/cm is expected to be observed. The phase…
Who is the assignee on this patent?
Coriant Advanced Tech Llc, Elenion Tech Llc
What technology area does this patent fall under?
Primary CPC classification G02F1/025. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 02 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).