Decoding device, information transmission system, and non-transitory computer readable medium

US9634799B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9634799-B2
Application numberUS-201514689850-A
CountryUS
Kind codeB2
Filing dateApr 17, 2015
Priority dateDec 26, 2014
Publication dateApr 25, 2017
Grant dateApr 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a decoding device including a reception unit that receives data of which the number of bits is converted and encoded such that a ratio between appearance frequency of a first code and appearance frequency of a second code is a predetermined range, and to which an error correcting code including redundant bits for calculating an error position of the data and a parity check bit of the data is appended, and a detection unit that detects that there are an odd number of bit errors in the data when a value of a syndrome corresponding to an error position is a first predetermined value and an error occurs in the decoding, or when the value of the syndrome is not the first value and a value of the parity check bit is a second predetermined value and an error occurs in the decoding on the data.

First claim

Opening claim text (preview).

What is claimed is: 1. A decoding device comprising: a reception unit that receives data, wherein the number of bits of the data is converted and encoded such that a ratio is within a predetermined range, the ratio being between: (i) appearance frequency of a first code and (ii) appearance frequency of a second code, and wherein the data includes an error correcting code that includes: (i) redundant bits for calculating an error position of the encoded data, and (ii) a parity check bit of the encoded data; and a detection unit that detects that there are an odd number of bit errors in the data when one of two situations exists: (1) a first situation requiring: (i) a value of a syndrome is a first predetermined value, the value of the syndrome corresponding to an error position calculated based on the redundant bits included in the error correcting code, and (ii) an error occurs during the decoding of the encoded data, or (2) a second situation requiring: (i) the value of the syndrome is not the first predetermined value, (ii) a value of the parity check bit is a second predetermined value, and (iii) an error occurs during the decoding of the encoded data. 2. The decoding device according to claim 1 , wherein when the value of the syndrome is not the first predetermined value and the value of the parity check bit is not the second predetermined value, the detection unit detects that there are an even number of bit errors in the data. 3. The decoding device according to claim 1 , wherein when the value of the syndrome is not the first predetermined value, the value of the parity check bit is the second predetermined value, and an error occurs in the decoding on the encoded data on which the error correction using the syndrome is performed, the detection unit detects that there are an odd number of bit errors of 3 bits or more in the data. 4. The decoding device according to claim 2 , wherein when the value of the syndrome is not the first predetermined value, the value of the parity check bit is the second predetermined value, and an error occurs in the decoding on the encoded data on which the error correction using the syndrome is performed, the detection unit detects that there are an odd number of bit errors of 3 bits or more in the data. 5. An information transmission system comprising: an encoding device that includes a conversion unit which converts and encodes the number of bits of data to be maintained such that a ratio between appearance frequency of a first code and appearance frequency of a second code is a predetermined range, generates an error correcting code including redundant bits for calculating an error position of the data and the parity check bit of the data, and adds the generated error correcting code to the encoded data, and a transmission unit which transmits the data obtained by the conversion unit; and the decoding device according to claim 1 . 6. A non-transitory computer readable medium storing a program causing a computer to function as the respective units constituting the decoding device according to claim 1 .

Assignees

Inventors

Classifications

  • Encoding specially adapted to other signal generation operation, e.g. in order to reduce transmit distortions, jitter, or to improve signal shape (H04L1/0067 takes precedence) · CPC title

  • Single parity check · CPC title

  • Conversion of the form of the representation of individual digits · CPC title

  • Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes · CPC title

  • H04L1/0045Primary

    Arrangements at the receiver end · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9634799B2 cover?
Provided is a decoding device including a reception unit that receives data of which the number of bits is converted and encoded such that a ratio between appearance frequency of a first code and appearance frequency of a second code is a predetermined range, and to which an error correcting code including redundant bits for calculating an error position of the data and a parity check bit of th…
Who is the assignee on this patent?
Fuji Xerox Co Ltd
What technology area does this patent fall under?
Primary CPC classification H04L1/0045. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).