Class d amplification circuit
US-2024267007-A1 · Aug 8, 2024 · US
US9628029B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9628029-B2 |
| Application number | US-201414586938-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 30, 2014 |
| Priority date | Dec 31, 2013 |
| Publication date | Apr 18, 2017 |
| Grant date | Apr 18, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Systems, circuits and methods related to dynamic error vector magnitude (DEVM) corrections. In some embodiments, a power amplifier (PA) system can include a PA circuit having a plurality of amplification stages, and a bias system in communication with the PA circuit and configured to provide bias signals to the amplification stages. The PA system can further include a first correction circuit configured to generate a correction current that results in an adjusted bias signal for a selected amplification stage, with the adjusted bias signal being configured to compensate for an error vector magnitude (EVM) during a dynamic mode of operation. The PA system can further include a second correction circuit configured to change the correction current based on an operating condition associated with the PA circuit.
Opening claim text (preview).
What is claimed is: 1. A power amplifier (PA) system comprising: a power amplifier circuit including a plurality of amplification stages; a bias system in communication with the power amplifier circuit, the bias system configured to provide bias signals to the plurality of amplification stages; a first correction circuit configured to generate a correction current that results in an adjusted bias signal for a selected amplification stage, the adjusted bias signal configured to compensate for an error vector magnitude (EVM) during a dynamic mode of operation; and a second correction circuit configured to change the correction current based on an operating condition associated with the power amplifier circuit, the second correction circuit being separate from the bias-system. 2. The power amplifier system of claim 1 wherein the plurality of amplification stages are arranged in series between an input node and an output node. 3. The power amplifier system of claim 2 wherein the selected amplification stage includes the last one of the plurality of amplification stages. 4. The power amplifier system of claim 1 wherein the PA circuit is configured to amplify a radio-frequency (RF) signal for a wireless local area network (WLAN). 5. The power amplifier system of claim 4 wherein the dynamic mode includes a burst transmission mode. 6. The power amplifier system of claim 1 wherein the bias system is configured to generate a reference current for each amplification stage. 7. The power amplifier system of claim 6 wherein the bias system includes a current mirror associated with each amplification stage, the current mirror configured to receive the reference current and yield a bias current that is provided to a base of a transistor of the amplification stage. 8. The power amplifier system of claim 1 wherein the correction current is configured to allow the selected amplification stage to reach a steady state operating condition earlier than a configuration without the correction current. 9. The power amplifier system of claim 8 wherein the steady state operating condition includes a substantially steady collector current associated with the selected amplification stage. 10. The power amplifier system of claim 1 wherein the second correction circuit is configured to change the amplitude of the correction current. 11. The power amplifier system of claim 10 wherein the change in the amplitude of the correction current is a function of the operating condition. 12. The power amplifier system of claim 11 wherein the function includes a discrete function. 13. The power amplifier system of claim 11 wherein the function includes a substantially continuous function. 14. The power amplifier system of claim 10 wherein the operating condition includes a supply voltage (VCC) associated with the selected amplification stage. 15. The power amplifier system of claim 14 wherein the amplitude of the correction current is increased if the supply voltage is greater than or equal to a threshold value. 16. The power amplifier system of claim 10 wherein the operating condition includes an input voltage (Vin) associated with the selected amplification stage. 17. The power amplifier system of claim 16 wherein the amplitude of the correction current is changed by a first amount if the input voltage is greater than a threshold value, and by a second amount if the input voltage is less than or equal to the threshold value. 18. A method for operating a power amplifier (PA), the method comprising: providing, by a bias system, a bias signals to a plurality of amplification stages of a power amplifier circuit; generating, by a first correction circuit, a correction current that results in an adjusted bias signal for a selected amplification stage, the adjusted bias signal compensating an error vector magnitude (EVM) during a dynamic mode of operation; and adjusting, by a second correction circuit, the correction current based on an operating condition associated with the power amplifier circuit, the second correction circuit being separate from the bias-system. 19. A radio-frequency (RF) module comprising: a packaging substrate configured to receive a plurality of components; and a power amplifier (PA) system implemented on the packaging substrate, the PA system including a plurality of amplification stages, the power amplifier system further including a bias system in communication with the amplification stages, the bias system configured to provide bias signals to the plurality of amplification stages, the power amplifier system further including a first correction circuit configured to generate a correction current that results in an adjusted bias signal for a selected amplification stage, the adjusted bias signal configured to compensate for an error vector magnitude (EVM) during a dynamic mode of operation, the power amplifier system further including a second correction circuit configured to change the correction current based on an operating condition associated with the amplification stages the second correction circuit being separate from the bias-system. 20. The radio-frequency module of claim 19 wherein the power amplifier system is configured to amplify an radio-frequency signal for a wireless local area network (WLAN).
Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages (matching circuits in general H03H) · CPC title
assessing signal quality or detecting noise/interference for the received signal · CPC title
using a combination of several amplifiers (H03F3/60 takes precedence) · CPC title
with semiconductor devices only · CPC title
with control of the polarisation voltage or current, e.g. gliding Class A · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.