Apparatus for determining failure context in hardware transactional memories

US9619345B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9619345-B2
Application numberUS-201213615241-A
CountryUS
Kind codeB2
Filing dateSep 13, 2012
Priority dateSep 13, 2012
Publication dateApr 11, 2017
Grant dateApr 11, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A processor core includes a transactional memory that stores information corresponding to a plurality of transactions executed by the processor core, and a transaction diagnostic register. The processor core retrieves context summary information from at least one register of the processor core. The processor core stores the context summary information of aborted transactions into the transactional memory or the transaction diagnostic register. The context summary information can be used for diagnosing the aborted transactions.

First claim

Opening claim text (preview).

What is claimed is: 1. A processor core comprising: a transactional memory that stores information corresponding to a plurality of memory transactions executed by the processor core; and a transaction diagnostic register; and a separate plurality of registers; wherein the processor core is configured to: retrieve context summary information of an aborted atomic memory transaction from multiple of the plurality of registers in the processor core, wherein the context summary information of the aborted atomic memory transaction includes (1) a transaction nesting level indicating how many transactions started within the aborted atomic memory transaction were being executed at failure of the aborted atomic memory transaction and (2) a calling context summary identifying multiple functions in a call stack at failure of the aborted atomic memory transaction; and store the context summary information of the aborted atomic memory transaction retrieved from the plurality of registers into one of the transactional memory and the transaction diagnostic register, such that the context summary information is used for diagnosing the aborted atomic memory transaction. 2. The processor core of claim 1 , wherein the processor core is further configured to retrieve the context summary information from one of the transactional memory and the transaction diagnostic register and to diagnose the aborted atomic memory transaction utilizing the context summary information. 3. The processor core of claim 1 , wherein the context summary information further includes at least a processor privilege level. 4. The processor core of claim 1 , wherein the context summary information further includes at least a storage class key. 5. The processor core of claim 1 , wherein the context summary information further includes a register window level identifying a register window being accessed during failure of the aborted atomic memory transaction. 6. The processor core of claim 1 , wherein the processor core is configured to store the context summary information in the transaction diagnostic register. 7. The processor core of claim 1 , wherein the context summary information of the aborted atomic memory transaction further includes a processor privilege level and a storage class key. 8. The processor core of claim 7 , wherein the context summary information of the aborted atomic memory transaction further includes a register window level identifying the register window being accessed during failure of the aborted atomic memory transaction. 9. A computer program product for diagnosing an aborted atomic memory transaction among a plurality of memory transactions executed by a processor core of a computer, wherein the processor core includes a transaction diagnostic register and a separate plurality of registers and has an associated transactional memory that stores information corresponding to the plurality of memory transactions, the computer program product comprising: a memory; a transaction failure handler stored within the memory and executable by the processor core of the computer, wherein the transaction failure handler, when executed by the processor core, causes the computer to perform: retrieving context summary information of the aborted atomic memory transaction from multiple of the plurality of registers in the processor core, wherein the context summary information of the aborted atomic memory transaction includes (1) a transaction nesting level indicating how many transactions started within the aborted atomic memory transaction were being executed at failure of the aborted atomic memory transaction and (2) a calling context summary identifying multiple functions in a call stack at failure of the aborted atomic memory transaction; and storing the context summary information of the aborted atomic memory transaction retrieved from the plurality of registers into one of a transaction diagnostic register and the transactional memory, such that the context summary information is used for diagnosing the aborted atomic memory transaction. 10. The computer program product of claim 9 , wherein the transaction failure handler, when executed, further causes the computer to perform: retrieving the context summary information from one of the transactional memory and the transaction diagnostic register and diagnosing the aborted atomic memory transaction utilizing the context summary information. 11. The computer program product of claim 9 , wherein the transaction failure handler, when executed, causes the computer to store the context summary information in the transaction diagnostic register. 12. The computer program product of claim 9 , wherein the context summary information further includes at least a processor privilege level in addition to the calling context summary and the transaction nesting level. 13. The computer program product of claim 9 , wherein the context summary information further includes at least a storage class key. 14. The computer program product of claim 9 , wherein the context summary information further includes a register window level identifying a register window being accessed during failure of the aborted atomic memory transaction. 15. The computer program product of claim 9 , wherein the context summary information of the aborted atomic memory transaction further includes a processor privilege level and a storage class key. 16. The computer program product of claim 15 , wherein the context summary information of the aborted atomic memory transaction includes a register window level identifying the register window being accessed during failure of the aborted atomic memory transaction.

Assignees

Inventors

Classifications

  • Transactional memory (G06F9/528 takes precedence) · CPC title

  • Dumping, i.e. gathering error/state information after a fault for later diagnosis · CPC title

  • Transaction processing · CPC title

  • in transactions (updating of structured data in databases G06F16/23) · CPC title

  • G06F11/073Primary

    in a memory management context, e.g. virtual memory or cache management (memory management G06F12/00; testing of static memory units G11C29/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9619345B2 cover?
A processor core includes a transactional memory that stores information corresponding to a plurality of transactions executed by the processor core, and a transaction diagnostic register. The processor core retrieves context summary information from at least one register of the processor core. The processor core stores the context summary information of aborted transactions into the transactio…
Who is the assignee on this patent?
Cain Harold W, Frey Bradly G, Le Hung Q, and 2 more
What technology area does this patent fall under?
Primary CPC classification G06F11/1474. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 11 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).