Liquid crystal display and method of fabricating the same

US9618812B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9618812-B2
Application numberUS-201414173636-A
CountryUS
Kind codeB2
Filing dateFeb 5, 2014
Priority dateSep 30, 2013
Publication dateApr 11, 2017
Grant dateApr 11, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a liquid crystal display and a method of fabricating the liquid crystal display. The liquid crystal display comprises: a substrate; a signal electrode on the substrate; a first light-blocking pattern on the signal electrode and having a trench extending to and exposing at least part of the signal electrode; and a second light-blocking pattern on the trench of the first light-blocking pattern and covering the signal electrode, wherein the second light-blocking pattern comprises at least one metal layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A liquid crystal display (LCD) comprising: a substrate; a signal electrode on the substrate; a first light-blocking pattern on the signal electrode, the first light-blocking pattern having a trench extending to at least part of the signal electrode; and a second light-blocking pattern on the trench of the first light-blocking pattern and covering the signal electrode, wherein the second light-blocking pattern comprises at least one metal layer; color filters on the same layer as the first light-blocking pattern on the substrate; a first electrode on each of the color filters; a second electrode on the first electrode and insulated from the first electrode and defining a cavity between the second electrode and the first electrode; a first capping layer which is formed between the color filters and the first electrode to cover the color filters, the first light-blocking pattern and the signal electrode; and a first passivation layer between the first capping layer and the first electrode along the first capping layer. 2. The LCD of claim 1 , further comprising a thin-film transistor on the substrate and comprising a gate electrode, a source electrode and a drain electrode, wherein the signal electrode is any one of the source electrode and the drain electrode. 3. The LCD of claim 1 , wherein the metal layer is formed of any one of Cr, CrOx, IZO, Ti, Al and Ni. 4. The LCD of claim 1 , wherein the second light-blocking pattern comprises a low-reflective metal layer, wherein the low-reflective metal layer comprises a Ti-containing first metal layer and an IZO-containing second metal layer formed on the first metal layer. 5. The LCD of claim 1 , wherein the first light-blocking pattern is formed of light-blocking organic matter. 6. The LCD of claim 1 , wherein a height of the second light-blocking pattern from a flat surface of the first passivation layer is equal to or less than one tenth of a height of the cavity from the flat surface of the first passivation layer. 7. The LCD of claim 1 , further comprising: a cover layer on the second electrode; a liquid crystal layer comprising liquid crystal molecules in the cavity; an entrance of the cavity; and a sealing layer sealing the entrance of the cavity. 8. The LCD of claim 1 , wherein the second light-blocking pattern is conformally along inner walls of the trench. 9. The LCD of claim 1 , wherein the second light-blocking pattern fills at least part of the trench. 10. A method of fabricating a LCD comprising: forming a signal electrode on a substrate; forming a first light-blocking pattern, which has a trench extending to at least part of the signal electrode, on the signal electrode; forming a second light-blocking pattern, which covers the signal electrode and comprises at least one metal layer, on the trench of the first light-blocking pattern; forming color filters on the same layer as the first light-blocking pattern on the substrate; forming a first electrode on each of the color filters; forming a second electrode on the first electrode to be insulated from the first electrode and define a cavity between the second electrode and the first electrode; forming a first capping layer between the color filters and the first electrode to cover the color filters, the first light-blocking pattern and the signal electrode; and forming a first passivation layer between the first capping layer and the first electrode along the first capping layer. 11. The method of claim 10 , wherein the forming of the second light-blocking pattern comprises forming the metal layer using any one of Cr, CrOx, IZO, Ti, Al and Ni. 12. The method of claim 10 , wherein the forming of the second light-blocking pattern comprises forming the second light-blocking pattern to comprise a low-reflective metal layer. 13. The method of claim 12 , wherein the forming of the second light-blocking pattern to comprise the low-reflective metal layer comprises forming a Ti-containing first metal layer on the trench of the first light-blocking pattern and forming an IZO-containing second metal layer on the first metal layer. 14. The method of claim 10 , wherein the forming of the second light-blocking pattern is performed using a photolithography process or a printing process. 15. The method of claim 10 , wherein the forming of the second light-blocking pattern comprises forming the second light-blocking pattern such that a height of the second light-blocking pattern from a flat surface of the first passivation layer is equal to or less than one tenth of a height of the cavity from the flat surface of the first passivation layer. 16. The method of claim 10 , further comprising: forming a cover layer on the second electrode; forming an entrance of the cavity; and forming a liquid crystal layer by injecting liquid crystal molecules into the cavity through the entrance of the cavity. 17. The method of claim 16 , wherein the cavity is formed between the first electrode and the second electrode by forming a sacrificial layer on the first electrode, forming the second electrode and a second passivation layer on the sacrificial layer, forming the cover layer on the second passivation layer, and removing the sacrificial layer. 18. The method of claim 16 , further comprising forming a sealing layer which seals the entrance of the cavity.

Assignees

Inventors

Classifications

  • Filling or closing of cells · CPC title

  • Physics · mapped topic

  • Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element · CPC title

  • Light shielding layers, e.g. black matrix (G02F1/136209 takes precedence) · CPC title

  • Cells with plural compartments or having plurality of liquid crystal microcells partitioned by walls, e.g. one microcell per pixel · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9618812B2 cover?
Provided are a liquid crystal display and a method of fabricating the liquid crystal display. The liquid crystal display comprises: a substrate; a signal electrode on the substrate; a first light-blocking pattern on the signal electrode and having a trench extending to and exposing at least part of the signal electrode; and a second light-blocking pattern on the trench of the first light-blocki…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/136209. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 11 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).