System for converting AC electrical power to DC electrical power and methods

US9614429B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9614429-B2
Application numberUS-201514828882-A
CountryUS
Kind codeB2
Filing dateAug 18, 2015
Priority dateAug 18, 2015
Publication dateApr 4, 2017
Grant dateApr 4, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system includes a first DC rail and a second DC rail, and a rectifier coupled with the first and second DC rails. A multilevel converter is also coupled with the DC rails and operable to limit input current harmonics to the rectifier. Differences between voltage phase and current phase in AC electrical power supplied to the system are compensated via closed loop control of a voltage output of the multilevel converter.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for converting alternating current (AC) electrical power to direct current (DC) electrical power comprising: a DC link including a first DC rail; a second DC rail; a passive rectifier coupled with the DC link and including a plurality of phase legs coupled with the first and second DC rails, each of the phase legs having an AC input node, a first passive circuit element connected between the AC input node and the first DC rail, and a second passive circuit element connected between the AC input node and the second DC rail; a multilevel converter coupled with the DC link, and including a middle node, a first active arm coupled between the middle node and the first DC rail, and a second active arm coupled between the middle node and the second DC rail; a plurality of clamping switches each coupled between the middle node of the multilevel converter and respective ones of the AC input nodes of the plurality of phase legs; and a controller operably coupled with the multilevel converter and structured to reduce input current harmonics to the passive rectifier and to reduce input reactive power, via controllably varying voltage outputs of the first and second active arms so as to compensate for differences between voltage phase and current phase in AC electrical power supplied to the system. 2. The system of claim 1 wherein each of the active arms includes a plurality of cells each having an energy storage device and a first switch and a second switch arranged with the energy storage device in a bridge configuration. 3. The system of claim 2 wherein each of the energy storage devices includes a capacitor and each of the first and second switches includes a transistor switch, and wherein the bridge configuration includes a half-bridge configuration. 4. The system of claim 2 wherein the plurality of phase legs includes a total of three phase legs, and wherein the passive circuit elements include diodes arranged within the phase legs so as to form a 6-pulse bridge. 5. The system of claim 2 wherein the plurality of phase legs includes a total of three phase legs, and wherein the passive circuit elements include thyristors arranged within the phase legs so as to form a 6-pulse bridge. 6. The system of claim 1 wherein the varying of the voltage outputs includes adjusting a voltage phase angle so as to shift a voltage phase angle present at the AC input nodes. 7. The system of claim 6 wherein the adjusted voltage phase angle includes a midpoint voltage in a voltage output having a waveform approximating a sine wave. 8. The system of claim 1 wherein the controller is further structured to determine an error between voltage phase and current phase in AC electrical power supplied to the system, and to vary the voltage outputs responsive to the determined error. 9. A method of operating a system for converting alternating current (AC) electrical power to direct current (DC) electrical power comprising: supplying AC electrical power having a difference in phase between voltage and current to the system; generating a voltage output from a multilevel converter to a DC link in the system, responsive to the difference in phase; inputting electrical current of the AC electrical power to an AC input node in a rectifier of the system that is coupled to the DC link; and compensating for the difference in phase at the AC input node, via the voltage output of the multilevel converter, so as to limit harmonics in the inputted electrical current. 10. The method of claim 9 wherein generating a voltage output includes determining a phase angle of the voltage output responsive to the difference in phase. 11. The method of claim 10 wherein the phase angle includes a phase angle of a midpoint voltage in a stepped waveform approximating a sine wave. 12. The method of claim 11 wherein a phase angle of the supplied AC electrical power is shifted at the AC input node via the output voltage of the multilevel inverter. 13. The method of claim 9 wherein supplying AC electrical power includes supplying a first phase of AC electrical power to a first rail of the DC link, and further comprising supplying a second phase of AC electrical power to a second rail of the DC link, and supplying a third phase of AC electrical power to the multilevel converter. 14. The method of claim 13 wherein the first phase of AC electrical power has a higher voltage, the second phase has a lower voltage and the third phase has a medium voltage. 15. The method of claim 14 wherein the supplying of the first, second, and third phases occurs at an earlier time, and further comprising connecting the second phase to the multilevel converter in place of the third phase at a later time. 16. The method of claim 13 further comprising conveying a portion of the inputted electrical current from the AC input node to the first DC rail through a passive circuit element. 17. A method of limiting input current harmonics in a system for converting alternating current (AC) electrical power to direct current (DC) electrical power comprising: monitoring a voltage phase and a current phase in AC electrical power supplied to the system; determining an error based on a difference between the voltage phase and the current phase; outputting control signals to a multilevel converter coupled to a DC link in the system responsive to the determined error; and generating a voltage output from the multilevel converter to the DC link responsive to the control signals so as to reduce input current harmonics via compensating for the difference in phase at an AC input node of a rectifier in the system. 18. The method of claim 17 wherein generating the voltage includes generating a voltage output having a phase angle at a midpoint voltage that is dependent upon the determined error. 19. The method of claim 18 wherein the determined error is an error at an earlier time, and further comprising determining a reduced error at a later time and generating another voltage output responsive to the reduced error. 20. A rectifier for converting alternating current (AC) electrical power to direct current (DC) electrical power comprising: a first DC rail; a second DC rail; a plurality of phase legs coupled with the first and second DC rails and each having an AC input node; a multilevel converter including a middle node, a first active arm coupled between the middle node and the first DC rail, and a second active arm coupled between the middle node and the second DC rail; a plurality of clamping switches each coupled between the middle node of the multilevel converter and respective ones of the AC input nodes of the plurality of phase legs; a phase monitoring mechanism structured to monitor a voltage phase and a current phase in AC electrical power supplied to the converter; and a controller operably coupled with the multilevel converter and structured to reduce input current harmonics via controllably varying voltage outputs of the first and second active arms so as to compensate for differences between voltage phase and current phase in AC electrical power supplied to the rectifier.

Assignees

Inventors

Classifications

  • with several outputs · CPC title

  • H02M1/12Primary

    Arrangements for reducing harmonics from AC input or output · CPC title

  • comprising two or more cells, each including a switchable capacitor, the capacitors having a nominal charge voltage which corresponds to a given fraction of the input voltage, and the capacitors being selectively connected in series to determine the instantaneous output voltage · CPC title

  • Hybrid converter topologies, e.g. NPC mixed with flying capacitor, thyristor converter mixed with MMC or charge pump mixed with buck · CPC title

  • in a bridge configuration · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9614429B2 cover?
A system includes a first DC rail and a second DC rail, and a rectifier coupled with the first and second DC rails. A multilevel converter is also coupled with the DC rails and operable to limit input current harmonics to the rectifier. Differences between voltage phase and current phase in AC electrical power supplied to the system are compensated via closed loop control of a voltage output of…
Who is the assignee on this patent?
Abb Technology Ltd, Abb Schweiz Ag
What technology area does this patent fall under?
Primary CPC classification H02M1/12. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 04 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).