Maximum likelihood bit-stream generation and detection using M-algorithm and infinite impulse response filtering
US-9201628-B2 · Dec 1, 2015 · US
US9612794B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9612794-B2 |
| Application number | US-201213661355-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 26, 2012 |
| Priority date | Oct 27, 2011 |
| Publication date | Apr 4, 2017 |
| Grant date | Apr 4, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Software implementations are provided for performing IQ imbalance correction and/or RF equalization. An input signal, x, is processed in software by executing a vector convolution instruction to apply the input signal, x, to a first complex FIR filter that performs one or more of RF equalization and IQ imbalance correction; and executing a vector convolution instruction to apply a conjugate x* of the input signal, x, to a second complex FIR filter that performs the one or more of RF equalization and IQ imbalance correction, wherein the second complex FIR filter is in parallel with the first complex FIR filter. The first and second complex FIR filters have complex coefficients and the input signal comprises a complex signal.
Opening claim text (preview).
We claim: 1. An apparatus of a user equipment (UE) comprising: a digital front end arranged to perform signal processing on signals for transmission from the UE and received at the UE, the digital front end comprising: a combined system comprising radio frequency (RF) equalizer circuitry and in-phase/quadrature-phase (IQ) imbalance correction (IQIC) stage circuitry in a single stage, the combined system implemented as a first and second complex finite impulse response (FIR) filter disposed in parallel and an adder to sum outputs of the first and second complex FIR filters, the first and second complex FIR filters respectively comprising coefficients c and d, where c is the convolution of a and h, and d is the convolution of b and h, h is an impulse response of the RF equalizer circuitry alone, and a and b are linear combinations of IQ correction coefficients of real and imaginary components of the IQIC stage circuitry alone, and an output of the combined system is: y IQE , n = f ( x ) = ∑ k = 1 M c k · x n - k + ∑ k = 1 M d k · x n - k * where M is a filter length of the first and second complex FIR filters and x, x* are complex conjugates of an input signal and are respectively supplied to the first and second complex FIR filter. 2. The apparatus of claim 1 , wherein the digital front end further comprises: a channel filter and digital up conversion (DUC) stage arranged to convert a baseband transmit signal to an intermediate frequency (IF) signal and filter the IF signal to produce a filtered IF signal; and a crest factor reduction (CFR) stage arranged to limit a peak-to-average ratio of the filtered IF signal. 3. The apparatus of claim 2 , wherein the digital front end further comprises: a digital pre-distortion (DPD) stage arranged to linearize a signal from the CFR stage and provide an output to the combined system. 4. The apparatus of claim 1 , further comprising: an antenna configured to transmit the output of the combined system or receive an input signal to be supplied to the digital front end. 5. The apparatus of claim 1 wherein: the first and second complex FIR filters comprise a plurality of taps at a sampling rate of 307.2 million samples per second (MSPS). 6. The apparatus of claim 5 wherein: each tap implements f(x) using a plurality of multiply-accumulate (MAC) operations. 7. The apparatus of claim 6 wherein: four MAC operations are used per tap. 8. The apparatus of claim 5 wherein: each of the first and second complex FIR filters comprises 32 taps. 9. An apparatus comprising: a digital front end arranged to perform signal processing on signals transmitted to user equipment (UE) and received from the UE, the digital front end comprising: a combined system comprising radio frequency (RF) equalizer circuitry and in-phase/quadrature-phase (IQ) imbalance correction (IQIC) stage circuitry in a single stage, the combined system arranged to compensate for dispersion in a transmitter or receiver RF path and for a frequency dependent linear response of a power amplifier along the RF path and RF circuits in a transmitter chain and arranged to compensate for an imbalance between an IQ ratio of an input RF signal, the combined system comprising a plurality of parallel finite impulse response (FIR) filters whose outputs are combined to provide a combined output, the first and second FIR filters respectively comprising coefficients that are different convolutions of an impulse response of the RF equalizer circuitry alone and linear combinations of IQ correction coefficients of real and imaginary components of the IQIC stage circuitry alone, and the combined output is: y IQE , n = f ( x ) = ∑ k = 1 M c k · x n - k + ∑ k = 1 M d k · x n - k *
Using a control circuit to adjust amplitude and phase of a signal in a signal path · CPC title
Shaping networks in transmitter or receiver, e.g. adaptive shaping networks · CPC title
using predistortion circuits (H03F1/3211, H03F1/3217 take precedence) · CPC title
Arrangements involving sequence estimation techniques · CPC title
of transmitter output stages · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.