Self-limiting chemical vapor deposition and atomic layer deposition methods

US9607920B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9607920-B2
Application numberUS-201615060795-A
CountryUS
Kind codeB2
Filing dateMar 4, 2016
Priority dateDec 6, 2013
Publication dateMar 28, 2017
Grant dateMar 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for depositing silicon on a semiconductor or metallic surface include cycling dosing of silane and chlorosilane precursors at a temperature between 50° C. and 300° C., and continuing cycling between three and twenty three cycles until the deposition self-limits via termination of surface sites with Si—H groups. Methods of layer formation include depositing a chlorosilane onto a substrate to form a first layer, wherein the substrate is selected from the group consisting of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, and Ge, wherein X is between 0.1 and 0.99. The methods may include pulsing a silane to form a silicon monolayer and cycling dosing of the chlorosilane and the silane. Layered compositions include a first layer selected from the group consisting of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, and Ge, wherein X is between 0.1 and 0.99, and a second layer, wherein the second layer comprises Si—H and Si—OH.

First claim

Opening claim text (preview).

We claim: 1. A method for depositing silicon on a semiconductor or metallic surface, the method comprising: cycling dosing of silane and chlorosilane precursors at a temperature between 50° C. and 300° C.; and continuing cycling between three and twenty three cycles or until the deposition self-limits via termination of surface sites with Si—H groups. 2. The method of claim 1 , wherein the low temperature is at or below 250° C. and the surface is the surface of a substrate of one of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, Ge and a metallic substrate. 3. The method of claim 1 , wherein the low temperature is at or below 150° C. and the surface is the surface of a substrate that recombinatively desorbs H 2 at or below 150° C. 4. The method of claim 1 , wherein the silane precursor is one of SiH 4 , Si 2 H 6 , Si 3 H 8 , Si 4 H 10 , and Si 5 H 12 . 5. The method of claim 1 , wherein the chlorosilane precursor is one of SiCl 4 , Si 2 Cl 6 , and Si 3 Cl 8 . 6. A method of layer formation comprising: depositing a chlorosilane onto a substrate to form a first layer, wherein the substrate is selected from the group consisting of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, and Ge, wherein X is between 0.1 and 0.99; pulsing a silane to form a silicon monolayer on the first layer; cycling dosing of the chlorosilane and the silane; and after self-termination, raising the temperature and depositing additional silicon. 7. The method of claim 6 , further comprising functionalizing the silicon monolayer with an oxidant. 8. The method of claim 6 , wherein the cycling dosing of the chlorosilane and the silane is performed within a range of 50° C. to 300° C. 9. The method of claim 6 , wherein the layer has a surface that recombinatively desorbs H 2 at or below 150° C. 10. The method of claim 6 , wherein the silane precursor is SiH 4 , Si 2 H 6 , Si 3 H 8 , Si 4 H 10 , or Si 5 H 12 . 11. The method of claim 6 , wherein the chlorosilane precursor is SiCl 4 , Si 2 Cl 6 , or Si 3 Cl 8 . 12. A layered composition comprising: a first layer selected from the group consisting of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, and Ge, wherein X is between 0.1 and 0.99; and a second layer, wherein the second layer comprises Si—H and Si—OH. 13. A method for depositing silicon on a semiconductor or metallic surface, the method comprising: cycling dosing of silane and chlorosilane precursors at a temperature between 50° C. and 300° C.; and continuing cycling until the deposition self-limits via termination of surface sites with Si—H groups. 14. The method of claim 13 , wherein the low temperature is at or below 250° C. and the surface is the surface of a substrate of one of In x Ga 1-x As, In x Ga 1-x Sb, In x Ga 1-x N, SiGe, Ge and a metallic substrate. 15. The method of claim 13 , wherein the low temperature is at or below 150° C. and the surface is the surface of a substrate that recombinatively desorbs H 2 at or below 150° C. 16. The method of claim 13 , wherein the silane precursor is one of SiH 4 , Si 2 H 6 , Si 3 H 8 , Si 4 H 10 , and Si 5 H 12 . 17. The method of claim 13 , wherein the chlorosilane precursor is one of SiCl 4 , Si 2 Cl 6 , and Si 3 Cl 8 . 18. The method of claim 13 , further comprising, after self-termination, raising the temperature and depositing additional silicon.

Assignees

Inventors

Classifications

  • containing silicon · CPC title

  • deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • being Group IIIA-VA materials · CPC title

  • Silicon, silicon germanium or germanium · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9607920B2 cover?
Methods for depositing silicon on a semiconductor or metallic surface include cycling dosing of silane and chlorosilane precursors at a temperature between 50° C. and 300° C., and continuing cycling between three and twenty three cycles until the deposition self-limits via termination of surface sites with Si—H groups. Methods of layer formation include depositing a chlorosilane onto a substrat…
Who is the assignee on this patent?
Applied Materials Inc, Univ California
What technology area does this patent fall under?
Primary CPC classification H10P14/2905. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).