Distributed hardware device simulation

US9607116B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9607116-B2
Application numberUS-201213665530-A
CountryUS
Kind codeB2
Filing dateOct 31, 2012
Priority dateJan 14, 2011
Publication dateMar 28, 2017
Grant dateMar 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Distributed hardware device simulation, including: identifying a plurality of hardware components of the hardware device; providing software components simulating the functionality of each hardware component, wherein the software components are installed on compute nodes of a distributed processing system; receiving, in at least one of the software components, one or more messages representing an input to the hardware component; simulating the operation of the hardware component with the software component, thereby generating an output of the software component representing the output of the hardware component; and sending, from the software component to at least one other software component, one or more messages representing the output of the hardware component.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of distributed hardware device simulation, the method comprising: identifying a plurality of hardware components of the distributed hardware device; providing software components simulating the functionality of each hardware component, wherein each software component is installed on a distinct compute node of a plurality of compute nodes of a distributed processing system, the plurality of compute nodes are configured in a tree network topology and each compute node is assigned a unique rank, each rank uniquely identifying a compute node's location in the tree network topology for point-point data communications and for collective operations; each compute node comprises one or more computer processing cores, a computer memory, and input/output adapters, and the compute nodes are coupled for data communications by a plurality of independent data communications networks; receiving, in a first software component installed on a first compute node, one or more messages representing an input to the hardware component corresponding to the first software component; simulating the operation of the hardware component by the first software component, thereby generating an output of the first software component representing the output of the hardware component; sending, from the first software component installed on the first compute node to at least a second software component installed on a second compute node, one or more messages representing the output of the hardware component corresponding to the first software component, wherein the one or more messages are transmitted via at least one of the plurality of independent data communications networks; simulating the operation of the hardware component by the second software component using the output of the first software component representing the output of the hardware component as an input, thereby generating an output of the second software component representing the output of the hardware component; and determining, from the one or more messages of the first software components, whether the corresponding hardware device as designed is valid, including verifying that the output messages do not include error messages and verifying that the output messages include output values that are within acceptable ranges. 2. The method of claim 1 further comprising: modifying the first software component to represent a modified version of the corresponding hardware component of the hardware device; simulating the operation of the modified version of the corresponding hardware component with the modified software component, thereby generating a new output of the first software component representing the output of a modified version of the hardware component; and sending, from the modified software component to at least one other software component, one or more messages representing the new output of the modified version of the hardware component. 3. The method of claim 1 further comprising: modifying the second software component representing a second hardware component of the hardware device; requesting, from the second software component, simulation of the hardware component corresponding to the first software component, thereby generating new inputs for the modified second software component; simulating, by the second software component, the operation of the second hardware component using the new inputs, thereby generating a new output of the modified second software component representing the output of a modified version of the second hardware component; and sending, from the modified software component to at least a third software component, one or more messages representing the new output of the second hardware component.

Assignees

Inventors

Classifications

  • G06F30/33Primary

    Design verification, e.g. functional simulation or model checking · CPC title

  • Logical partitioning of resources; Management or configuration of virtualized resources (specific details on emulation or internal functioning of virtual machines G06F9/455) · CPC title

  • CAD in a network environment, e.g. collaborative CAD or distributed simulation · CPC title

  • Physics · mapped topic

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9607116B2 cover?
Distributed hardware device simulation, including: identifying a plurality of hardware components of the hardware device; providing software components simulating the functionality of each hardware component, wherein the software components are installed on compute nodes of a distributed processing system; receiving, in at least one of the software components, one or more messages representing …
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F30/33. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).