Atomic write command support in a solid state drive
US-9218279-B2 · Dec 22, 2015 · US
Generalized control registers
US9606936B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9606936-B2 |
| Application number | US-201113309748-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 2, 2011 |
| Priority date | Dec 16, 2010 |
| Publication date | Mar 28, 2017 |
| Grant date | Mar 28, 2017 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Methods, systems, and computer readable media generalize control registers in the context of memory address translations for I/O devices. A method includes maintaining a table including a plurality of concurrently available control register base pointers each associated with a corresponding input/output (I/O) device, associating each control register base pointer with a first translation from a guest virtual address (GVA) to a guest physical address (GPA) and a second translation from the GPA to a system physical address (SPA), and operating the first and second translations concurrently for the plurality of I/O devices.
First claim
Opening claim text (preview).
What is claimed is: 1. A method, comprising: maintaining at least one table, the at least one table including a plurality of concurrently available pointers, each being associated with a corresponding one of a plurality of input/output (I/O) devices; creating for each pointer a first translation from a virtual address to a first type physical address associated with a first physical address space, and a second translation from the first type physical address to a second type phy…
Assignees
Inventors
Classifications
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F12/1081Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9606936B2 cover?
- Methods, systems, and computer readable media generalize control registers in the context of memory address translations for I/O devices. A method includes maintaining a table including a plurality of concurrently available control register base pointers each associated with a corresponding input/output (I/O) device, associating each control register base pointer with a first translation from a…
- Who is the assignee on this patent?
- Kegel Andy, Hummel Mark, Asaro Tony, and 3 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/1081. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).