Flash module

US9603280B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9603280-B2
Application numberUS-201414530596-A
CountryUS
Kind codeB2
Filing dateOct 31, 2014
Priority dateMay 30, 2014
Publication dateMar 21, 2017
Grant dateMar 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A flash module includes a top cover and a bottom cover, a printed circuit board (PCB) comprising memory, solid state storage, a storage controller configured to manage the memory and the solid state storage, and at least one integrated connector, and a capacitor, in which the capacitor is configured to power at least the storage controller when the flash module is disconnected from an external power source.

First claim

Opening claim text (preview).

What is claimed is: 1. A flash module, comprising: a top cover and a bottom cover; a printed circuit board (PCB) comprising memory, solid state storage, a storage controller configured to manage the memory and the solid state storage, and at least one integrated connector; and a capacitor, wherein the capacitor is configured to power at least the storage controller when the flash module is disconnected from an external power source; wherein the solid state storage comprises a plurality of solid state storage chips, wherein a first portion of the plurality of solid state storage chips are mounted on a top surface of the PCB and a second portion of the plurality of solid state storage chips are mounted on a bottom surface of the PCB, and wherein the memory comprises a plurality of memory chips, wherein a first portion of the plurality of memory chips are mounted on the top surface of the PCB and a second portion of the plurality of memory chips are mounted on the bottom surface of the PCB. 2. The flash module of claim 1 , further comprising: a latch assembly, comprising: a housing having an opening and an inner cavity formed therein; a pull member having a first end and a second end, wherein the second end of the pull member is disposed within the housing; a reversing link having a first end and a second end disposed within the housing, wherein the first end of the reversing link is pivotally coupled to the second end of the pull member and a portion of the reversing link is pivotally coupled to the housing; and a latch member movable between a latched position and an unlatched position, the latch member having a first end and a second end disposed within the housing, wherein the latch member is pivotally coupled to the housing and the second end of the reversing link is configured to engage the first end of the latch member. 3. The flash module of claim 1 , wherein the top cover and bottom cover are connected to each other without using any external fasteners. 4. The flash module of claim 1 , wherein the at least one integrated connector is a PCIe connector, and wherein at least a portion of the PCIe connector is not covered by the top cover and at least the portion of the PCIe connector is not covered by the bottom cover. 5. The flash module of claim 1 , wherein the top cover and the bottom cover act as heat sinks for the flash module and wherein the top cover and the bottom cover provide electromagnetic interference (EMI) shielding for the flash module. 6. The flash module of claim 1 , further comprising: a hot-swap module, wherein the hot-swap module is configured to electrically isolate the flash module when the flash module is disconnected from the external power source such that power discharged from the capacitor is only used to power the flash module. 7. The flash module of claim 1 , wherein the capacitor has sufficient charge to enable all data stored in the memory to be stored in the solid state storage after the flash module is disconnected from the external power source. 8. The flash module of claim 1 , wherein the memory comprises Dynamic Random-Access Memory (DRAM), and wherein the solid state storage comprises NAND flash. 9. A flash module, comprising: a top cover and a bottom cover; a printed circuit board (PCB) comprising memory, solid state storage, a storage controller configured to manage the memory and the solid state storage, and at least one integrated connector; a capacitor, wherein the capacitor is configured to power at least the storage controller when the flash module is disconnected from an external power source; a first thermal interface layer interposed between the PCB and the top cover; a second thermal interface layer interposed between the PCB and the bottom cover; and a heat spreader, wherein the storage controller is mounted on a bottom surface of the PCB, wherein the heat spreader is positioned between the second thermal interface layer and the bottom cover. 10. The flash module of claim 9 , further comprising: a latch assembly, comprising: a housing having an opening and an inner cavity formed therein; a pull member having a first end and a second end, wherein the second end of the pull member is disposed within the housing; a reversing link having a first end and a second end disposed within the housing, wherein the first end of the reversing link is pivotally coupled to the second end of the pull member and a portion of the reversing link is pivotally coupled to the housing; and a latch member movable between a latched position and an unlatched position, the latch member having a first end and a second end disposed within the housing, wherein the latch member is pivotally coupled to the housing and the second end of the reversing link is configured to engage the first end of the latch member. 11. The flash module of claim 9 , wherein the top cover and bottom cover are connected to each other without using any external fasteners. 12. The flash module of claim 9 , wherein the at least one integrated connector is a PCIe connector, and wherein at least a portion of the PCIe connector is not covered by the top cover and at least the portion of the PCIe connector is not covered by the bottom cover. 13. The flash module of claim 9 , wherein the top cover and the bottom cover act as heat sinks for the flash module and wherein the top cover and the bottom cover provide electromagnetic interference (EMI) shielding for the flash module. 14. The flash module of claim 9 , further comprising: a hot-swap module, wherein the hot-swap module is configured to electrically isolate the flash module when the flash module is disconnected from the external power source such that power discharged from the capacitor is only used to power the flash module. 15. The flash module of claim 9 , wherein the capacitor has sufficient charge to enable all data stored in the memory to be stored in the solid state storage after the flash module is disconnected from the external power source. 16. The flash module of claim 9 , wherein the memory comprises Dynamic Random-Access Memory (DRAM), and wherein the solid state storage comprises NAND flash. 17. A flash module, comprising: a top cover and a bottom cover; a printed circuit board (PCB) comprising memory, solid state storage, a storage controller configured to manage the memory and the solid state storage, and at least one integrated connector; a capacitor, wherein the capacitor is configured to power at least the storage controller when the flash module is disconnected from an external power source; a first thermal interface layer interposed between the PCB and the top cover; a second thermal interface layer interposed between the PCB and the bottom cover; and a heat spreader, wherein the storage controller is mounted on a rear portion of a bottom surface of the PCB, wherein the heat spreader is positioned within a cavity in a rear portion of the bottom cover. 18. The flash module of claim 17 , further comprising: a latch assembly, comprising: a housing having an opening and an inner cavity formed therein; a pull member having a first end and a second end, wherein the second end of the pull member is disposed within the housing; a reversing link having a first end and a second end disposed within the housing, wherein the first end of the reversing link is pivotally coupled to the second end of the pull member and a portion of the reversing link is pivotally coupled to the housing; and a latch member movable between a latched position and an unlatch

Assignees

Inventors

Classifications

  • Casings (standardised racks H05K9/0062) · CPC title

  • whereby the nonvolatile element is an EEPROM element, e.g. a floating gate or metal-nitride-oxide-silicon [MNOS] transistor · CPC title

  • having electrical distribution arrangements, e.g. power supply or data communications · CPC title

  • Locks; Latches · CPC title

  • Covers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9603280B2 cover?
A flash module includes a top cover and a bottom cover, a printed circuit board (PCB) comprising memory, solid state storage, a storage controller configured to manage the memory and the solid state storage, and at least one integrated connector, and a capacitor, in which the capacitor is configured to power at least the storage controller when the flash module is disconnected from an external …
Who is the assignee on this patent?
Emc Corp, Emc Ip Holding Co Llc
What technology area does this patent fall under?
Primary CPC classification H05K7/1402. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).