Back power protection circuit

US9601916B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9601916-B2
Application numberUS-201414483649-A
CountryUS
Kind codeB2
Filing dateSep 11, 2014
Priority dateSep 11, 2014
Publication dateMar 21, 2017
Grant dateMar 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Described is an apparatus which comprises: one or more signal lines; a transceiver coupled to the one or more signal lines; and a bias generation circuit to provide one or more bias voltages for the transceiver to tri-state the transceiver according to signal attributes of the one or more signal lines.

First claim

Opening claim text (preview).

We claim: 1. An apparatus comprising: one or more signal lines; a transceiver coupled to the one or more signal lines; a sense circuit to sense signal attributes of the one or more signal lines; a bias generation circuit to provide one or more bias voltages for the transceiver to tri-state the transceiver according to the signal attributes of the one or more signal lines sensed by the sense circuit, wherein the bias generation circuit is to tri-state the transceiver by causing the transceiver to provide a high impedance; a power-up detector to detect one or more power supplies which are provided to the transceiver; and a circuit which is operable to select, for the transceiver, one or more bias voltages from the power-up detector or the one or more bias voltages from the bias generation circuit. 2. The apparatus of claim 1 , wherein the circuit is operable to select according to presence or absence of the one or more power supplies. 3. The apparatus of claim 1 , wherein the one or more signal lines are to be coupled to a device external to the apparatus. 4. The apparatus of claim 3 , wherein the device is a power charger or a device to be charged for power. 5. The apparatus of claim 1 , wherein the transceiver is one of: a USB compliant transceiver; an HDMI compliant transceiver; or an Interface connected to UICC element (Sim card) in NFC application. 6. The apparatus of claim 1 comprises: a circuit which is operable to select for the transceiver one or more bias voltages from the power-up detector or the one or more bias voltages from the bias generation circuit to protect internal devices and the bias generation circuit. 7. The apparatus of claim 3 , wherein the device is one of: a USB compliant transceiver; an HDMI compliant transceiver; or an Interface connected to UICC element (Sim card) in NFC application. 8. The apparatus of claim 1 , wherein the transceiver includes a transmitter which is operable to provide a first voltage signaling and a second voltage signaling on the one or more signal lines. 9. The apparatus of claim 8 , wherein the first voltage signaling is 1.8V signaling, and wherein the second voltage signaling is 3.3V signaling. 10. The apparatus of claim 8 , wherein the transmitter comprises: a first p-type transistor; a second p-type transistor coupled in series with the first p-type transistor; a first n-type transistor coupled in series with the second p-type transistor; a second n-type transistor coupled in series with the first n-type transistor; and a third p-type transistor coupled to the first and second n-type transistors. 11. The apparatus of claim 10 , wherein the one or more bias voltages are to be received by at least two of the first p-type, second p-type, third p-type, first n-type, and second n-type transistors.

Assignees

Inventors

Classifications

  • H02H3/18Primary

    responsive to reversal of direct current · CPC title

  • Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving · CPC title

  • Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

  • Monitoring battery levels, e.g. power saving mode being initiated when battery voltage goes below a certain level · CPC title

  • Arrangements for coupling to multiple lines, e.g. for differential transmission · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9601916B2 cover?
Described is an apparatus which comprises: one or more signal lines; a transceiver coupled to the one or more signal lines; and a bias generation circuit to provide one or more bias voltages for the transceiver to tri-state the transceiver according to signal attributes of the one or more signal lines.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H02H3/18. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).