Liquid crystal display and manufacturing method thereof

US9599845B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9599845-B2
Application numberUS-201414180759-A
CountryUS
Kind codeB2
Filing dateFeb 14, 2014
Priority dateMar 4, 2013
Publication dateMar 21, 2017
Grant dateMar 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A liquid crystal display includes a plurality of pixel electrodes and common electrodes disposed on a first substrate that overlap each other with a passivation layer interposed therebetween, and a connection portion disposed between a common voltage applying unit and the common electrode. The common electrode has a plurality of first cutouts, the passivation layer has a plurality of second cutouts, and the first cutout and the second cutout have substantially the same planar shape. The connection portion includes a lower connection portion formed from a same layer as the common electrode, and an upper connection portion disposed on the lower connection portion that includes a low resistance metal.

First claim

Opening claim text (preview).

What is claimed is: 1. A liquid crystal display, comprising: a plurality of pixel electrodes and a common electrode disposed on a first substrate that overlap each other with a passivation layer interposed therebetween; a common voltage applying unit disposed in a peripheral area around a display area that includes the plurality of pixel electrodes, and a connection portion disposed between the common voltage applying unit and the common electrode, wherein the common electrode has a plurality of first cutouts, the passivation layer has a plurality of second cutouts, the first cutout and the second cutout have substantially the same planar shape, and the connection portion is formed with the same layer as the common electrode. 2. The liquid crystal display of claim 1 , wherein: the connection portion includes a lower connection portion formed with the same layer as the common electrode, and an upper connection portion disposed on the lower connection portion and including low resistance metal. 3. The liquid crystal display of claim 2 , further comprising: a common voltage line disposed on a portion of the common electrode, wherein the common voltage line is formed from the same layer as the upper connection portion. 4. The liquid crystal display of claim 3 , further comprising: a plurality of gate lines and a plurality of data lines disposed on the first substrate, wherein: the common voltage line extends parallel to the gate line. 5. The liquid crystal display of claim 3 , wherein: the common voltage line is disposed between two adjacent data lines and extends parallel to the data lines. 6. The liquid crystal display of claim 1 , further comprising: a plurality of gate lines and a plurality of data lines disposed on the first substrate; a plurality of thin film transistors connected to the plurality of gate lines and the plurality of data lines, respectively; and an organic layer disposed on the plurality of thin film transistors and wherein the plurality of pixel electrodes and the common electrode are disposed on the organic layer. 7. The liquid crystal display of claim 6 , wherein: the organic layer comprises a color filter. 8. The liquid crystal display of claim 7 , further comprising: a light blocking member disposed on the first substrate. 9. The liquid crystal display of claim 6 , further comprising: a second substrate facing the first substrate; and a compensation electrode disposed on an outer surface of the second substrate. 10. The liquid crystal display of claim 9 , wherein the common electrode on the first substrate overlaps the data line to form a first capacitor, and the compensation electrode on the second substrate forms a second capacitor with the common electrode. 11. The liquid crystal display of claim 10 , wherein the compensation electrode is configured to receive a voltage having a polarity opposite to that of a data voltage applied to the data line to compensate for a coupling between the data line and the common electrode.

Assignees

Inventors

Classifications

  • Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes · CPC title

  • Conductors connecting electrodes to cell terminals · CPC title

  • Circuit arrangements or driving methods for the control of single liquid crystal cells (G02F1/132, G02F1/133382 take precedence) · CPC title

  • characterised by their electrical, optical, physical properties; materials therefor; method of making · CPC title

  • for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9599845B2 cover?
A liquid crystal display includes a plurality of pixel electrodes and common electrodes disposed on a first substrate that overlap each other with a passivation layer interposed therebetween, and a connection portion disposed between a common voltage applying unit and the common electrode. The common electrode has a plurality of first cutouts, the passivation layer has a plurality of second cut…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/13306. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).