Buffer circuit for driving a gan power switch and corresponding driver circuit
US-2024322814-A1 · Sep 26, 2024 · US
US9595952B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9595952-B2 |
| Application number | US-201314106421-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 13, 2013 |
| Priority date | Dec 13, 2013 |
| Publication date | Mar 14, 2017 |
| Grant date | Mar 14, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A switching circuit having a low side driver providing a three-level low side drive signal keeps a low side power switch slightly on during a dead time between the low side power switch turn off and a high side power switch turn on, thus a current flowing through a body diode is mostly distributed to the slightly on low side power switch instead of the body diode.
Opening claim text (preview).
I claim: 1. A switching circuit, comprising: a high side power switch having a first terminal coupled to an input voltage of the switching circuit, a second terminal coupled to a switching node, and a control terminal configured to receive a high side driving signal; a low side power switch having a first terminal coupled to the switching node, a second terminal coupled to a reference ground, and a control terminal configured to receive a low side driving signal; and a low side driver having a first input terminal coupled to the switching node to receive a switching signal, a second input terminal configured to receive a switching control signal, and an output terminal configured to provide the low side driving signal based on the switching signal and the switching control signal; wherein the high side power switch and the low side power switch are turned on and off alternatively, and the low side driving signal has a middle drive value between a power voltage of the low side driver and the reference ground during a dead time between the low side power switch turn off and the high side power switch turn on, to slightly turn on the low side power switch, so as to distribute part of a current flowing through a body diode of the low side power switch; wherein the low side driver comprises: an inverter having a power terminal configured to receive the power voltage, a ground terminal coupled to a voltage source to receive a voltage signal with the middle drive value, an input terminal configured to receive the switching control signal, and an output terminal configured to provide a low side drive signal based on the power voltage, the voltage signal with the middle drive value and the switching control signal; a first switch having a first terminal coupled to the output terminal of the inverter, a second terminal coupled to the ground reference, and a control terminal configured to receive a first control signal; and a first switch control circuit having an input terminal configured to receive the switching signal, and an output terminal configured to provide the first control signal based on the switching signal. 2. The switching circuit of claim 1 , further comprising a high side driver having an input terminal coupled to the switching control signal and an output terminal configured to provide the high side driving signal based on the switching control signal. 3. The switching circuit of claim 1 , wherein the inverter comprises: a second switch having a first terminal configured to receive the power voltage, a second terminal coupled to the output terminal of the inverter, and a control terminal configured to receive the switching control signal; and a third switch having a first terminal coupled to the output terminal of the inverter, a second terminal configure to receive the voltage signal with the middle drive value, and a control terminal configured to receive the switching control signal. 4. The switching circuit of claim 1 , wherein the first switch control circuit comprises a fourth switch having a first terminal configured to receive the switching control signal, a second terminal coupled to the control terminal of the first switch, and a control terminal configured to receive the power voltage. 5. The switching circuit of claim 4 , wherein the first switch control circuit further comprises a first resistor coupled between the power voltage and the control terminal of the fourth switch. 6. The switching circuit of claim 1 , wherein the first switch control circuit comprises: a capacitor having a first terminal configured to receive the switching signal, and a second terminal coupled to the control terminal of the first switch; and a second resistor having a first terminal coupled to the control terminal of the first switch, and a second terminal coupled to the ground reference. 7. The switching circuit of claim 1 , wherein the voltage source comprises a diode, a diode connected MOSFET or a diode connected bipolar device.
Means reducing energy consumption · CPC title
Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT · CPC title
Low side switches, i.e. the lower potential [DC] or neutral wire [AC] being directly connected to the switch and not via the load · CPC title
in field effect transistor switches · CPC title
High side switches, i.e. the higher potential [DC] or life wire [AC] being directly connected to the switch and not via the load · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.