Method for executing a query instruction for idle time accumulation among cores in a multithreading computer system

US9594661B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9594661-B2
Application numberUS-201514828795-A
CountryUS
Kind codeB2
Filing dateAug 18, 2015
Priority dateMar 27, 2014
Publication dateMar 14, 2017
Grant dateMar 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments relate to idle time accumulation in a multithreading computer system. According to one aspect, a computer-implemented method for idle time accumulation in a computer system is provided. The computer system includes a configuration having a plurality of cores and an operating system (OS)-image configurable between single thread (ST) mode and a multithreading (MT) mode in a logical partition. The MT mode supports multiple threads on shared resources per core simultaneously. The method includes executing a query instruction on an initiating core of the plurality of cores. The executing includes obtaining, by the OS-image, a maximum thread identification value indicating a current maximum thread identifier of the cores within the logical partition. The initiating core also obtains a multithreading idle time value for each of the cores indicating an aggregate amount of idle time of all threads enabled on each of the cores in the MT mode.

First claim

Opening claim text (preview).

What is claimed is: 1. A computer-implemented method for idle time accumulation in a computer system comprising a configuration that comprises a plurality of cores and an operating system (OS)-image configurable between a single thread (ST) mode and a multithreading (MT) mode in a logical partition, the MT mode supporting multiple threads on shared resources per core simultaneously, the method comprising: executing a query instruction on an initiating core of the plurality of cores, the executing comprising: obtaining, by the OS-image, a maximum thread identification value indicating a current maximum thread identifier of the cores within the logical partition; obtaining, by the initiating core, a multithreading idle time value for each of the cores indicating an aggregate amount of idle time of all threads enabled on each of the cores in the MT mode; and obtaining, by the initiating core, a total-dispatch time for each of the cores as an accumulated time that each of the cores was dispatched; based on determining that the logical partition is in the ST mode, determining an MT-disabled missed opportunity value as a sum of the total-dispatch times for all of the cores within the logical partition scaled by one less than a maximum number of threads supported per core by hardware of the computer system; and based on determining that the logical partition is in the MT mode, determining an MT-enabled missed opportunity value as a sum of the multithreading idle time values for all of the cores within the logical partition. 2. The method according to claim 1 , wherein the query instruction specifies a location for storing the maximum thread identification value, the multithreading idle time values, and the total-dispatch times. 3. The method according to claim 1 , further comprising a plurality of configurations with logical partitions, each of the logical partitions comprising an OS-image and one or more cores, wherein the query instruction obtains: the maximum thread identification value for each of the logical partitions, the multithreading idle time values for each of the cores within each of the logical partitions, and the total-dispatch times for each of the cores within each of the logical partitions. 4. The method according to claim 3 , further comprising: calculating an opportunity ratio as a combination of the MT-disabled missed opportunity values and the MT-enabled missed opportunity values for all of the logical partitions divided by the total-dispatch times for all of the logical partitions scaled by the maximum number of threads supported per core by hardware of the computer system. 5. The method according to claim 1 , wherein the maximum thread identification value is used to determine whether the logical partition is in the ST mode or the MT mode. 6. The method according to claim 1 , further comprising: maintaining the multithreading idle time values on a per thread basis by detecting and accounting for an invalid state or changes to enablement of a wait state; accumulating, by a hypervisor, an aggregate amount of idle time for each core; and providing the aggregate amount of idle time for each core as accumulated to the OS-image.

Assignees

Inventors

Classifications

  • Time supervision arrangements, e.g. real time clock · CPC title

  • from multiple instruction streams, e.g. multistreaming · CPC title

  • involving deadlines, e.g. rate based, periodic · CPC title

  • Hypervisors; Virtual machine monitors · CPC title

  • Logical partitioning of resources; Management or configuration of virtualized resources (specific details on emulation or internal functioning of virtual machines G06F9/455) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9594661B2 cover?
Embodiments relate to idle time accumulation in a multithreading computer system. According to one aspect, a computer-implemented method for idle time accumulation in a computer system is provided. The computer system includes a configuration having a plurality of cores and an operating system (OS)-image configurable between single thread (ST) mode and a multithreading (MT) mode in a logical pa…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F9/45533. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).