Crystalline multilayer structure and semiconductor device

US9590050B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9590050-B2
Application numberUS-201414578072-A
CountryUS
Kind codeB2
Filing dateDec 19, 2014
Priority dateMay 8, 2014
Publication dateMar 7, 2017
Grant dateMar 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a crystalline multilayer structure having good semiconductor properties. In particular, the crystalline multilayer structure has good electrical properties as follows: the controllability of conductivity is good; and vertical conduction is possible. A crystalline multilayer structure includes a metal layer containing a uniaxially oriented metal as a major component and a semiconductor layer disposed directly on the metal layer or with another layer therebetween and containing a crystalline oxide semiconductor as a major component. The crystalline oxide semiconductor contains one or more metals selected from gallium, indium, and aluminum and is uniaxially oriented.

First claim

Opening claim text (preview).

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows: 1. A crystalline multilayer structure comprising: a metal layer containing a uniaxially oriented metal as a major component; and a semiconductor layer disposed directly on the metal layer or with another layer therebetween and containing a crystalline oxide semiconductor as a major component, wherein the crystalline oxide semiconductor contains one or more metals selected from gallium, indium, and aluminum, the crystalline oxide semiconductor has a corundum structure or β-galia structure and is uniaxially oriented in the film thickness direction. 2. The crystalline multilayer structure of claim 1 , wherein the crystalline oxide semiconductor contains gallium. 3. The crystalline multilayer structure of claim 1 , wherein the metal is platinum, gold, or palladium. 4. The crystalline multilayer structure of claim 1 , wherein the metal layer is a metal film disposed on a base substrate. 5. The crystalline multilayer structure of claim 4 , wherein the base substrate is a sapphire substrate, a Si substrate, a quartz substrate, an aluminum nitride substrate, a boron nitride substrate, a SiC substrate, a glass substrate, a SiGe substrate, or a plastic substrate. 6. A semiconductor device comprising the crystalline multilayer structure of claim 1 . 7. A semiconductor device comprising: the crystalline multilayer structure of claim 1 ; and an electrode disposed directly on the crystalline multilayer structure or with another layer therebetween. 8. A semiconductor device comprising: a metal layer containing a uniaxially oriented metal as a major component; and a semiconductor layer disposed directly on the metal layer or with another layer therebetween and containing a crystalline oxide semiconductor as a major component, wherein the crystalline oxide semiconductor contains one or more metals selected from gallium, indium, and aluminum, the crystalline oxide semiconductor has a corundum structure or β-galia structure and is uniaxially oriented in the film thickness direction. 9. The semiconductor device of claim 6 , wherein the semiconductor device is a vertical device. 10. The semiconductor device of claim 6 , wherein the semiconductor device is a power device. 11. The semiconductor device of claim 6 , wherein the semiconductor device is a Schottky barrier diode (SBD), a metal semiconductor field-effect transistor (MESFET), a high-electron-mobility transistor (HEMT), a metal oxide semiconductor field-effect transistor (MOSFET), a static induction transistor (SIT), a junction field-effect transistor (JFET), an insulated gate bipolar transistor (IGBT), or a light-emitting diode (LED). 12. The semiconductor device of claim 6 , wherein the semiconductor device is a Schottky barrier diode (SBD), a metal oxide semiconductor field-effect transistor (MOSFET), or a static induction transistor (SIT). 13. The semiconductor device of claim 6 , wherein the semiconductor device is a light-emitting diode comprising the crystalline multilayer structure and a light-emitting layer disposed directly on an upper surface or lower surface of the crystalline multilayer structure or with another layer therebetween.

Assignees

Inventors

Classifications

  • Doping during depositing · CPC title

  • being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

  • being conductive materials · CPC title

  • using chemical vapour deposition [CVD] · CPC title

  • Monocrystalline · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9590050B2 cover?
Provided is a crystalline multilayer structure having good semiconductor properties. In particular, the crystalline multilayer structure has good electrical properties as follows: the controllability of conductivity is good; and vertical conduction is possible. A crystalline multilayer structure includes a metal layer containing a uniaxially oriented metal as a major component and a semiconduct…
Who is the assignee on this patent?
Flosfia Inc, Flosfia Inc
What technology area does this patent fall under?
Primary CPC classification H10P14/3241. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).