Nonvolatile semiconductor memory device and method for manufacturing the same
US-9219076-B2 · Dec 22, 2015 · US
US9590035B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9590035-B2 |
| Application number | US-201414195748-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 3, 2014 |
| Priority date | Nov 13, 2008 |
| Publication date | Mar 7, 2017 |
| Grant date | Mar 7, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor template having a top surface aligned along a (100) crystallographic orientation plane and an inverted pyramidal cavity defined by a plurality of walls aligned along a (111) crystallographic orientation plane. A method for manufacturing a semiconductor template by selectively removing silicon material from a silicon template to form a top surface aligned along a (100) crystallographic plane of the silicon template and a plurality of walls defining an inverted pyramidal cavity each aligned along a (111) crystallographic plane of the silicon template.
Opening claim text (preview).
What is claimed is: 1. A method for fabrication of a three-dimensional silicon template, the method comprising: forming a patterned mask on a silicon template surface defining a pattern of base openings, said pattern of base openings comprising a pattern of at least two differently sized base openings; selectively removing silicon material from said silicon template in said base openings to form a top surface aligned along a (100) crystallographic plane of the silicon template and a plurality of walls each aligned along a (111) crystallographic plane of the silicon template wherein said walls define inverted pyramidal cavities, said inverted pyramidal cavities comprising at least two differently sized inverted pyramidal cavities, said removal of silicon material comprising the steps of: anisotropically etching the silicon template to form a plurality of walls each aligned along a (111) crystallographic plane of the silicon template wherein said walls form an inverted pyramidal cavity. 2. The method of claim 1 , wherein said step of anisotropically etching the silicon template utilizes KOH or NaOH as an etchant. 3. The method of claim 1 , wherein said step of anisotropically etching the silicon template utilizes TetraMethyl-Ammonium-Hydroxide (TMAH) as an etchant. 4. The method of claim 1 , wherein said patterned base openings of said patterned mask is a staggered pattern of at least two differently sized base openings. 5. The method of claim 1 , wherein said patterned mask is SiO 2 . 6. The method of claim 1 , wherein said patterned mask is SiN.
of Group IV materials · CPC title
Electricity · mapped topic
Electricity · mapped topic
Shape defined by a solid member other than seed or product [e.g., Bridgman-Stockbarger] · CPC title
Monocrystalline silicon PV cells · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.