Electronic device package and fabricating method thereof
US-2024347575-A1 · Oct 17, 2024 · US
US9583526B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9583526-B2 |
| Application number | US-201214116852-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 19, 2012 |
| Priority date | Sep 5, 2011 |
| Publication date | Feb 28, 2017 |
| Grant date | Feb 28, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A solid-state image pickup element is provided with a semiconductor substrate having a photosensitive region, a plurality of first electrode pads arrayed on a principal face of the semiconductor substrate, a plurality of second electrode pads arrayed in a direction along a direction in which the plurality of first electrode pads are arrayed, on the principal face of the semiconductor substrate, and a plurality of interconnections connecting the plurality of first electrode pads and the plurality of second electrode pads in one-to-one correspondence. The plurality of interconnections connect the first and second electrode pads so that each interconnection connects the first electrode pad and the second electrode pad in a positional relation of line symmetry with respect to a center line perpendicular to the array directions of the plurality of first and second electrode pads.
Opening claim text (preview).
The invention claimed is: 1. A solid-state image pickup element mounting structure comprising: a solid-state image pickup element comprising: a semiconductor substrate having a photosensitive region, a CCD being formed as pixels in the photosensitive region; a plurality of first electrode pads arranged in a first array in a first direction on a principal face of the semiconductor substrate; a plurality of second electrode pads arranged in a second array in the first direction on the principal face of the semiconductor substrate; a plurality of interconnections connecting the plurality of first electrode pads and the plurality of second electrode pads in one-to-one correspondence, and wherein the plurality of interconnections connect the first and second electrode pads so that each interconnection connects the first electrode pad and the second electrode pad in a positional relation of line symmetry with respect to a center line of the first and second arrays, wherein the center line is perpendicular to the first direction, and the first array and the second array are separately arranged; wherein the semiconductor substrate has a light receiving surface side defined on the principal face side, a mounting member on which the solid-state image pickup element is mounted and in which a plurality of third electrode pads are arranged on a principal face thereof, wherein the solid-state image pickup element is mounted on the mounting member so that the back face to the principal face of the solid-state image pickup element is opposite to the principal face of the mounting member, and wherein the plurality of first electrode pads and the plurality of third electrode pads are connected by wire bonding. 2. The solid-state image pickup element mounting structure according to claim 1 , wherein the plurality of first electrode pads are located nearer to an edge of the semiconductor substrate than the plurality of second electrode pads. 3. A solid-state image pickup element mounting structure comprising: a solid-state image pickup element comprising: a semiconductor substrate having a photosensitive region, a CCD being formed as pixels in the photosensitive region; a plurality of first electrode pads arranged in a first array in a first direction on a principal face of the semiconductor substrate; a plurality of second electrode pads arranged in a second array in the first direction on the principal face of the semiconductor substrate; a plurality of interconnections connecting the plurality of first electrode pads and the plurality of second electrode pads in one-to-one correspondence, and wherein the plurality of interconnections connect the first and second electrode pads so that each interconnection connects the first electrode pad and the second electrode pad in a positional relation of line symmetry with respect to a center line of the first and second arrays, wherein the center line is perpendicular to the first direction, and the first array and the second array are separately arranged; wherein the semiconductor substrate has a light receiving surface side defined on the back face side to the principal face, a mounting member on which the solid-state image pickup element is mounted and in which a plurality of third electrode pads are arranged on a principal face thereof, wherein the solid-state image pickup element is mounted on the mounting member so that the principal face of the solid-state image pickup element is opposite to the principal face of the mounting member, and wherein the plurality of second electrode pads and the plurality of third electrode pads are connected by flip chip bonding. 4. The solid-state image pickup element mounting structure according to claim 3 , wherein the plurality of first electrode pads are located nearer to an edge of the semiconductor substrate than the plurality of second electrode pads. 5. A solid-state image pickup element mounting structure comprising: a solid-state image pickup element comprising: a semiconductor substrate having a photosensitive region, a CCD being formed as pixels in the photosensitive region; a plurality of first electrode pads arranged in a first array in a first direction on a principal face of the semiconductor substrate; a plurality of second electrode pads arranged in a second array in the first direction on the principal face of the semiconductor substrate; a plurality of interconnections connecting the plurality of first electrode pads and the plurality of second electrode pads in one-to-one correspondence, and wherein the plurality of interconnections connect the first and second electrode pads so that each interconnection connects the first electrode pad and the second electrode pad in a positional relation of line symmetry with respect to a center line of the first and second arrays, wherein the center line is perpendicular to the first direction, and the first array and the second array are separately arranged wherein the semiconductor substrate has a light receiving surface side defined on the back face side to the principal face, a mounting member on which the solid-state image pickup element is mounted and in which a plurality of third electrode pads are arranged on a principal face thereof, wherein the solid-state image pickup element is mounted on the mounting member so that the principal face of the solid-state image pickup element is opposite to a back face to the principal face of the mounting member, and wherein the plurality of second electrode pads and the plurality of third electrode pads are connected by wire bonding. 6. The solid-state image pickup element mounting structure according to claim 5 , wherein the plurality of first electrode pads are located nearer to an edge of the semiconductor substrate than the plurality of second electrode pads. 7. A solid-state image pickup element mounting structure comprising: a solid-state image pickup element comprising: a semiconductor substrate of a rectangular shape having a photosensitive region, a CCD being formed as pixels in the photosensitive region; a plurality of first electrode pads linearly disposed in a first array on a principal face of the semiconductor substrate and symmetrically distributed about a center line of the first array; a plurality of second electrode pads linearly disposed in a second array parallel to the first array on the principal face of the semiconductor substrate and symmetrically distributed about the center line; a plurality of interconnections connecting the plurality of first electrode pads and the plurality of second electrode pads in one-to-one correspondence, and wherein the plurality of interconnections connect the first and second electrode pads so that each interconnection connects the first electrode pad and the second electrode pad in an identical order relation in an array order in a first direction and in an array order in a second direction opposite to the first direction, and so that each interconnection spans the center line, wherein the semiconductor substrate has a light receiving surface side defined on the principal face side, a mounting member on which the solid-state image pickup element is mounted and in which a plurality of third electrode pads are arranged on a principal face thereof, wherein the solid-state image pickup element is mounted on the mounting member so that the back face to the principal face of the solid-state image pickup element is opposite to the principal face of the mounting member, and wherein the plurality of first electrode pads and the plurality of third electrode pads are connected by wire bonding. 8. The solid-state image pickup element mounting structure according to claim 7 , wherein t
Vias, e.g. via plugs · CPC title
comprising holes not having chips therein, e.g. for outgassing, underfilling or bond wire passage · CPC title
Die-attach connectors and bond wires · CPC title
on active surfaces of flip-chip devices, e.g. underfills · CPC title
being orthogonal to a side surface of the chip, e.g. parallel arrangements · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.