Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US9583471B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9583471-B2 |
| Application number | US-201514595451-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 13, 2015 |
| Priority date | Jan 13, 2014 |
| Publication date | Feb 28, 2017 |
| Grant date | Feb 28, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Disclosed is an integrated circuit module that includes a first die having a plurality of hot regions and at least one cool region when operating under normal conditions. The first die with a top surface includes at least one power amplifier that resides in the plurality of hot regions. The integrated circuit module also includes a second die. The second die has a bottom surface, which is adhered to the top surface of the first die, wherein any portion of the bottom surface of the second die that is adhered to the top surface of the first die resides exclusively on the at least one cool region. In at least one embodiment, the first die is an RF power amplifier die and the second die is a controller die having control circuitry configured to control the at least one power amplifier that is an RF power amplifier type.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit module comprising: an RF power amplifier die having a plurality of hot regions and at least one cool region when operating under normal conditions, the RF power amplifier die having at least one RF power amplifier that resides in the plurality of hot regions and a top surface; and a controller die having control circuitry configured to control the at least one RF power amplifier and a bottom surface, which is adhered to the top surface of the RF power amplifier die with non-conductive adhesive, wherein any portion of the bottom surface of the controller die that is adhered to the top surface of the RF power amplifier die resides exclusively on the at least one cool region. 2. The integrated circuit module of claim 1 wherein all of the bottom surface of the controller die is adhered to the top surface of the RF power amplifier die to reside exclusively on the at least one cool region. 3. The integrated circuit module of claim 1 wherein only a first portion of the bottom surface of the controller die is adhered to the top surface of the RF power amplifier die to reside exclusively on the at least one cool region, and a second region of the controller die hangs over a peripheral edge of the RF power amplifier die. 4. The integrated circuit module of claim 1 further including a first plurality of electrically conductive pads on an exposed portion of the top surface of the RF power amplifier die and a second plurality of electrically conductive pads on a top surface of the controller die with at least one bonding wire extending between at least one of the first plurality of electrically conductive pads and the at least one of the second plurality of electrically conductive pads. 5. The integrated circuit module of claim 1 wherein a passivation layer comprises the top surface of the RF power amplifier die. 6. The integrated circuit module of claim 5 wherein the passivation layer ranges in thickness from around about 5 μm to around about 10 μm. 7. The integrated circuit module of claim 1 wherein the RF power amplifier die comprises gallium arsenide (GaAs) technology. 8. The integrated circuit module of claim 1 wherein the controller die comprises silicon (Si) technology. 9. The integrated circuit module of claim 8 wherein the controller die further comprises complementary metal oxide semiconductor (CMOS) technology. 10. The integrated circuit module of claim 1 wherein the plurality of hot regions and the at least one cool region when operating under normal conditions has a temperature difference that ranges from around about 40° C. to around about 90° C. 11. A method of making an integrated circuit module comprising: providing an RF power amplifier die having a plurality of hot regions and at least one cool region when operating under normal conditions, the RF power amplifier die having a top surface and at least one RF power amplifier that resides in the plurality of hot regions; providing a controller die having a bottom surface and control circuitry configured to control the at least one RF power amplifier; determining a location of the at least one cool region of the RF power amplifier die; and adhering the bottom surface of the controller die to the top surface of the RF power amplifier die with non-conductive adhesive such that any portion of the bottom surface that is adhered to the top surface of the RF power amplifier die resides exclusively on the at least one cool region. 12. The method of making the integrated circuit module of claim 11 wherein the bottom surface of the controller die is adhered to the top surface of the RF power amplifier die such that all of the bottom surface of the controller die resides exclusively on the at least one cool region. 13. The method of making the integrated circuit module of claim 11 wherein only a first portion of the bottom surface of the controller die is adhered to the top surface of the RF power amplifier die to reside exclusively on the at least one cool region, and a second region of the controller die hangs over a peripheral edge of the RF power amplifier die. 14. The method of making the integrated circuit module of claim 11 further including bonding at least one of a first plurality of electrically conductive pads on an exposed portion of the top surface of the RF power amplifier die to at least one of a second plurality of electrically conductive pads on a top surface of the controller die with at least one bonding wire. 15. The method of making the integrated circuit module of claim 11 further including disposing a passivation layer onto the RF power amplifier die to fabricate the top surface of the RF power amplifier die. 16. The method of making the integrated circuit module of claim 11 wherein the passivation layer ranges in thickness from around about 5 μm to around about 10 μm. 17. The method of making the integrated circuit module of claim 11 wherein determining the location of the at least one cool region of the RF power amplifier die ensures that a temperature difference that ranges from around about 40° C. to around about 90° C. is established between the plurality of hot regions and the at least one cool region when the integrated circuit module is operating under normal conditions. 18. The method of making the integrated circuit module of claim 11 wherein the RF power amplifier die comprises gallium arsenide (GaAs) technology. 19. The method of making the integrated circuit module of claim 11 wherein the controller die comprises Si technology. 20. The method of making the integrated circuit module of claim 19 wherein the controller die further comprises CMOS technology.
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
between stacked chips · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
between stacked chips · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.