Array substrate and display device

US9581865B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9581865-B2
Application numberUS-201414496003-A
CountryUS
Kind codeB2
Filing dateSep 25, 2014
Priority dateJun 19, 2014
Publication dateFeb 28, 2017
Grant dateFeb 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention provides an array substrate and a display device, wherein the array substrate comprises a peripheral line in a frame region of the array substrate through which ultraviolet light is capable to pass.

First claim

Opening claim text (preview).

What is claimed is: 1. An array substrate, comprising a peripheral line in a frame region of the array substrate through which ultraviolet light is capable to pass, wherein the peripheral line is formed of a film formed by stacking gallium peroxide, aluminum and gallium peroxide in turn, wherein the gallium peroxide layer formed firstly has a thickness of 20 μm˜55 μm, the aluminum layer has a thickness of 10 μm˜20 μm, and the gallium peroxide layer formed subsequently has a thickness of 30 μm˜40 μm. 2. The array substrate according to claim 1 , wherein the gallium peroxide layer formed firstly has a thickness of 26 μm, 34 μm, 42 μm or 50 μm, the aluminum layer has a thickness of 15 μm, and the gallium peroxide layer formed subsequently has a thickness of 34 μm. 3. The array substrate according to claim 1 , wherein a process for forming the peripheral line comprises chemical vapor deposition. 4. A display device, comprising an array substrate comprising a peripheral line in a frame region of the array substrate through which ultraviolet light is capable to pass, wherein the peripheral line is formed of a film formed by stacking gallium peroxide, aluminum and gallium peroxide in turn, wherein the gallium peroxide layer formed firstly has a thickness of 20 μm˜55 μm, the aluminum layer has a thickness of 10 μm˜20 μm, and the gallium peroxide layer formed subsequently has a thickness of 30 μm˜40 μm. 5. The display device according to claim 4 , further comprising: a color filter substrate having a black matrix, the color filter substrate being arranged oppositely to the array substrate, a liquid crystal between the array substrate and the color filter substrate; and a sealant for sealing the liquid crystal, the sealant overlapping with the black matrix partially. 6. The display device according to claim 4 , wherein the gallium peroxide layer formed firstly has a thickness of 26 μm, 34 μm, 42 μm or 50 μm, the aluminum layer has a thickness of 15 μm, and the gallium peroxide layer formed subsequently has a thickness of 34 μm. 7. The display device according to claim 4 , wherein a process for forming the peripheral line comprises chemical vapor deposition.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9581865B2 cover?
The invention provides an array substrate and a display device, wherein the array substrate comprises a peripheral line in a frame region of the array substrate through which ultraviolet light is capable to pass.
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Hefei Xinsheng Optoelectronics Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/1339. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).