Decoding method and decoding apparatus for using parallel processing scheme to decode pictures in different bitstreams after required decoded data derived from decoding preceding picture(s) is ready

US9565418B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9565418-B2
Application numberUS-201314035962-A
CountryUS
Kind codeB2
Filing dateSep 25, 2013
Priority dateJan 11, 2010
Publication dateFeb 7, 2017
Grant dateFeb 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An exemplary decoding method of an input video bitstream including a first bitstream and a second bitstream includes: decoding a first picture in the first bitstream; after a required decoded data derived from decoding the first picture is ready for a first decoding operation of a second picture in the first bitstream, performing the first decoding operation; and after a required decoded data derived from decoding the first picture is ready for a second decoding operation of a picture in the second bitstream, performing the second decoding operation, wherein a time period of decoding the second picture in the first bitstream and a time period of decoding the picture in the second bitstream are overlapped in time.

First claim

Opening claim text (preview).

What is claimed is: 1. A decoding method of an input video bitstream including a first bitstream and a second bitstream, each of the first bitstream and the second bitstream containing a plurality of pictures, the decoding method comprising: decoding a first picture in the first bitstream; after a required decoded data derived from decoding the first picture is ready for a first decoding operation of a second picture in the first bitstream, performing the first decoding operation; and after a required decoded data derived from decoding the first picture is ready for a second decoding operation of a picture in the second bitstream, performing the second decoding operation, wherein a time period of decoding the second picture in the first bitstream and a time period of decoding the picture in the second bitstream are overlapped in time. 2. The decoding method of claim 1 , wherein the first bitstream is decoded without referencing decoded data derived from decoding the second bitstream, and the second bitstream is decoded by referencing decoded data derived from decoding the first bitstream. 3. The decoding method of claim 1 , wherein the input video bitstream complies with a multi-view coding (MVC) standard. 4. The decoding method of claim 1 , wherein the first bitstream contains pictures of a first view for a multi-dimensional video presentation, and the second bitstream contains pictures of a second view for the multi-dimensional video presentation. 5. A decoding apparatus of an input video bitstream including a first bitstream and a second bitstream, each of the first bitstream and the second bitstream containing a plurality of pictures, the decoding apparatus comprising: an input storage, for storing the input video bitstream; an output storage, for storing a decoded result of the input video bitstream; and a decoding circuit, coupled between the input storage and the output storage, for decoding a first picture in the first bitstream; performing a first decoding operation of a second picture in the first bitstream after a required decoded data derived from decoding the first picture is ready for the first decoding operation; and performing a second decoding operation of a picture in the second bitstream after a required decoded data derived from decoding the first picture is ready for the second decoding operation, wherein a time period of decoding the second picture in the first bitstream and a time period of decoding the picture in the second bitstream are overlapped in time. 6. The decoding apparatus of claim 5 , wherein the decoding circuit comprises: a first decoder, for performing the first decoding operation to decode the second picture in the first bitstream; and a second decoder, for performing the second decoding operation to decode the picture in the second bitstream. 7. The decoding apparatus of claim 5 , wherein the decoding circuit is a multi-core processor comprising: a first core, programmed to perform the first decoding operation to decode the second picture in the first bitstream; and a second core, programmed to perform the second decoding operation to decode the picture in the second bitstream. 8. The decoding apparatus of claim 5 , wherein the first decoding operation has a first decoding step and a second decoding step involved therein; the second decoding operation has a third decoding step and a fourth decoding step involved therein; and the decoding circuit comprises: a first decoding unit, dedicated to performing a first decoding function, wherein the first decoding unit sequentially deals with the first decoding step and the third decoding step by performing the first decoding function; a second decoding unit, dedicated to performing a second decoding function; and a third decoding unit, dedicated to performing the second decoding function, wherein when the second decoding unit deals with the second decoding step by performing the second decoding function, the third decoding unit deals with the fourth decoding step by performing the second decoding function. 9. The decoding apparatus of claim 5 , wherein the first decoding operation has a first decoding step and a second decoding step involved therein; the second decoding operation has a third decoding step and a fourth decoding step involved therein; and the decoding circuit is a multi-core processor comprising: a first core, programmed to sequentially deal with the first decoding step and the third decoding step by performing a first decoding function, and further programmed to deal with the second decoding step by performing a second decoding function; and a second core, programmed to deal with the fourth decoding step by performing the second decoding function when the first core deals with the second decoding step by performing the second decoding function. 10. The decoding apparatus of claim 5 , wherein the first bitstream is decoded without referencing decoded data derived from decoding the second bitstream, and the second bitstream is decoded by referencing decoded data derived from decoding the first bitstream. 11. The decoding apparatus of claim 5 , wherein the input video bitstream complies with a multi-view coding (MVC) standard. 12. The decoding apparatus of claim 5 , wherein the first bitstream contains pictures of a first view for a multi-dimensional video presentation, and the second bitstream contains pictures of a second view for the multi-dimensional video presentation. 13. A decoding method of an input video bitstream including a first bitstream and a second bitstream, each of the first bitstream and the second bitstream containing a plurality of pictures, the decoding method comprising: decoding a first picture in the first bitstream; decoding a first picture in the second bitstream; after a required decoded data derived from decoding the first picture in the first bitstream and the first picture in the second bitstream is ready for a first decoding operation of a second picture in the first bitstream, performing the first decoding operation; and after a required decoded data derived from decoding the first picture in the first bitstream and the first picture in the second bitstream is ready for a second decoding operation of a second picture in the second bitstream, performing the second decoding operation, wherein the second decoding operation of the second picture in the second bitstream at least refers to both of decoded data deriving from decoding the first picture in the first bitstream and decoded data deriving from decoding the first picture in the second bitstream, and a time period of decoding the second picture in the first bitstream and a time period of decoding the second picture in the second bitstream are overlapped in time. 14. The decoding method of claim 13 , wherein the first bitstream is decoded without referencing decoded data derived from decoding the second bitstream, and the second bitstream is decoded by referencing decoded data derived from decoding the first bitstream. 15. The decoding method of claim 13 , wherein the input video bitstream complies with a multi-view coding (MVC) standard. 16. The decoding method of claim 13 , wherein the first bitstream contains pictures of a first view for a multi-dimensional video presentation, and the second bitstream contains pictures of a second view for the multi-dimensional video presentation. 17. A decoding apparatus of an input video bitstream including a first bitstream and a second bitstream, each of the first bitstream and the second bitstream containing a plurality of pictures, the decoding

Assignees

Inventors

Classifications

  • Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder · CPC title

  • Electricity · mapped topic

  • using hierarchical techniques, e.g. scalability (H04N19/63 takes precedence) · CPC title

  • by decomposing into layers, e.g. base layer and one or more enhancement layers · CPC title

  • specially adapted for multi-view video sequence encoding · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9565418B2 cover?
An exemplary decoding method of an input video bitstream including a first bitstream and a second bitstream includes: decoding a first picture in the first bitstream; after a required decoded data derived from decoding the first picture is ready for a first decoding operation of a second picture in the first bitstream, performing the first decoding operation; and after a required decoded data d…
Who is the assignee on this patent?
Mediatek Inc
What technology area does this patent fall under?
Primary CPC classification H04N13/0048. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).