Failure area identification system
US-2024103949-A1 · Mar 28, 2024 · US
US9563500B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9563500-B2 |
| Application number | US-201615068688-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 14, 2016 |
| Priority date | May 31, 2013 |
| Publication date | Feb 7, 2017 |
| Grant date | Feb 7, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A sequence code verification system can be designed to include a data reader, a validity engine, and an error notifier. The data reader can read sequence codes from consecutive logical blocks. The validity engine can invalidate write operations in response to checking data validity by applying comparison operations to sequence codes and block offsets of batch write operations. The error notifier can notify a user of an error for each invalidated write operation batch. The system can validate data written to logical blocks on a storage subsystem adapted so that, during write operations, an additional sequence code is written to each logical block of data. The sequence code can remain constant for each write operation batch and the sequence code can be incremented for each new write operation batch.
Opening claim text (preview).
What is claimed is: 1. A method for validating data written to logical blocks on a storage subsystem, said storage subsystem being adapted so that during write operations of data to logical blocks, an additional sequence code is written to each logical block whereby said sequence code remains constant for each write operation batch and whereby said sequence code is incremented for each new write operation batch, each sequence code being an eight byte value that is written to a part of the logical block that is reserved for application data, said method comprising: (A) reading respective first and second sequence codes (S(n) and S(n+1)) from consecutive first and second logical blocks (L(n) and L(n+1)); (B) checking validity by applying the following operations: (1) invalidating a corresponding write operation batch if a first sequence code (S(n)) is less than the second sequence code (S(n+1)) and a block offset (F(n+1)) of the second logical block (L(n+1)) is not equal to zero; (2) invalidating the corresponding write operation batch if the first sequence number (S(n)) is more than the second sequence number (S(n+1)) and a block offset F(n) of a first block (L(n)) does not correspond to the number of logical blocks in a corresponding batch write operation for a first logical block (L(n)); the block offset F(n) of the first logical block (L(n)) equaling the number of logical blocks in the batch write operation minus one; (C) notifying an error for each invalidated write operation batch; performing steps (A), (B) and (C) for each logical block (n) from a plurality of logical blocks (zero to N); and (D) ensuring that a first thread places a reservation in the storage subsystem for those logical blocks that it is going to write to, before it obtains the sequence number it will use in the write. 2. The method of claim 1 wherein checking validity by applying a further test of validating the logical block pair (n and n+1) if a torn write occurs at logical block L(n) where block offset F(n) modulus of a predetermined verification system block offset is zero.
Single storage device · CPC title
in relation to data integrity, e.g. data losses, bit errors · CPC title
in a storage system, e.g. in a DASD or network based storage system (drivers for digital recording or reproducing units G06F3/06; circuits for error detection or correction within digital recording or reproducing units G11B20/18; for distributed storage of data in networks, e.g. transport arrangements for network file system [NFS], storage area networks [SAN] or network attached storage [NAS], H04L67/1097) · CPC title
Error or fault detection not based on redundancy (power supply failures G06F1/30; network fault management H04L41/06) · CPC title
Management of blocks · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.