Virtualization exceptions

US9563455B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9563455-B2
Application numberUS-201314064759-A
CountryUS
Kind codeB2
Filing dateOct 28, 2013
Priority dateOct 28, 2013
Publication dateFeb 7, 2017
Grant dateFeb 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of an invention for virtualization exceptions are disclosed. In one embodiment, a processor includes instruction hardware, control logic, and execution hardware. The instruction hardware is to receive a plurality of instructions, including an instruction to enter a virtual machine. The control logic is to determine, in response to a privileged event occurring within the virtual machine, whether to generate a virtualization exception. The execution hardware is to generate a virtualization exception in response to the control logic determining to generate a virtualization exception.

First claim

Opening claim text (preview).

What is claimed is: 1. A processor comprising: instruction hardware to receive a plurality of instructions, including an instruction to enter a virtual machine; control logic to determine, in response to a first exception occurring within the virtual machine operating according to a first configuration of a virtual machine control structure, to cause an exit from the virtual machine to a virtual machine monitor outside the virtual machine, and to determine, in response to the first exception occuring within the virtual machine operating according to a second configuration of the virtual machine control structure, to generate a second exception instead of an exit from the virtual machine; and execution hardware to generate the second exception in response to the control logic determining to generate the second exception and to respond to the second exception with a transfer of execution control within the virtual machine. 2. The processor of claim 1 , wherein the control logic is to determine whether to generate the second exception based, at least in part, on one or more fine-grained controls. 3. The processor of claim 2 , wherein the one or more fine-grained controls include one or more controls in one or more of an extended page table and an extended page table directory. 4. The processor of claim 1 , wherein in response to the control logic determining to generate the second exception, the execution hardware is also to select a descriptor, from an interrupt-descriptor table, based on a vector number associated with the second exception. 5. The processor of claim 1 , wherein in response to the control logic determining to generate the second exception, the execution hardware is also to save virtualization exception handling information. 6. A system comprising: a memory in which to store a virtual machine control structure; and a processor including instruction hardware to receive a plurality of instructions, including an instruction to enter a virtual machine; control logic to determine, in response to a first exception occurring within the virtual machine operating according to a first configuration of the virtual machine control structure, to cause an exit from the virtual machine to a virtual machine monitor outside the virtual machine, and to determine, in response to the first exception occuring within the virtual machine operating according to a second configuration of the virtual machine control structure, to generate a second exception instead of an exit from the virtual machine; and execution hardware to generate the second exception in response to the control logic determining to generate the second exception and to respond to the second exception with a transfer of execution control within the virtual machine.

Assignees

Inventors

Classifications

  • Hypervisors; Virtual machine monitors · CPC title

  • by interrupt, e.g. masked · CPC title

  • G06F9/4555Primary

    Para-virtualisation, i.e. guest operating system has to be modified · CPC title

  • to perform miscellaneous control operations, e.g. NOP · CPC title

  • Memory management, e.g. access or allocation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9563455B2 cover?
Embodiments of an invention for virtualization exceptions are disclosed. In one embodiment, a processor includes instruction hardware, control logic, and execution hardware. The instruction hardware is to receive a plurality of instructions, including an instruction to enter a virtual machine. The control logic is to determine, in response to a privileged event occurring within the virtual mach…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F9/45533. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).