Circuit assembly for error indicating

US9559511B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9559511-B2
Application numberUS-60121208-A
CountryUS
Kind codeB2
Filing dateMay 21, 2008
Priority dateMay 22, 2007
Publication dateJan 31, 2017
Grant dateJan 31, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Circuit configuration for error reporting, having a signal transmitter ( 1 ) for issuing error signals, having an error reporting line ( 46 ) that is connected with an error report evaluation device ( 6 ), having a coupler ( 2 ) for galvanic separation of the error reporting line ( 46 ) from the signal transmitter ( 1 ), and having a power supply ( 5 ) for making available an operating voltage for the coupler ( 2 ). A connection circuit ( 3 ) is provided between coupler ( 2 ) and error reporting line ( 46 ), which places the error reporting line ( 46 ) at a predetermined potential, the error report potential, if the operating voltage of the coupler ( 2 ) is insufficient. The connection circuit ( 3 ) can furthermore be controlled by the coupler ( 2 ), in such a manner that if the signal transmitter ( 1 ) issues an error signal, the connection circuit ( 3 ) places the error signal onto the error reporting line ( 46 ).

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit assembly for error indicating, comprising: a signal transmitter for issuing error signals; an error indicating line that is connected with an error indication evaluation device; a coupler for galvanic separation of the error indicating line from the signal transmitter; a power supply for providing an operating voltage for the coupler; and a connection circuit between the coupler and the error indicating line, which places the error indicating line at a predetermined potential, the error indication potential, when the operating voltage of the coupler is insufficient; wherein the connection circuit is controllable by the coupler, in such a manner that when the signal transmitter issues an error signal, the connection circuit places the error signal onto the error indicating line; wherein the connection circuit comprises a function field effect transistor (J-FET) that is normally conductive, and whose control gate is connected with a controlled branch of the coupler, in order to be brought into a blocked state when a positive signal that controls the coupler is issued; wherein the J-FET lies in series with a current feed resistor and a mass feed resistor, to which the controlled branch of the coupler and another mass feed resistor lie in parallel, where the error indicating line is connected with the connection circuit, between the current feed resistor and the J-FET; wherein an error signaling device is connected at an output of the connection circuit; and wherein the error signaling device includes a dropping resistor and a switch that is adapted for galvanic separation. 2. The circuit assembly according to claim 1 , wherein the connection circuit can be plugged together with a bus that has multiple lines, where one of the lines, an operating voltage line, carries the operating voltage, and another of the lines represents the error indicating line. 3. The circuit assembly according to claim 2 , wherein the bus to the operating voltage line and the error indicating line furthermore comprises a ground line, and wherein a collecting alarm line is provided. 4. The circuit assembly according to claim 1 , wherein the signal transmitter issues coded error signals for identifying an error that occurs, and that the error indication evaluation device stores such error signals that occur in memory. 5. The circuit assembly according to claim 4 , wherein the coded error signals are provided for identifying internal errors in a module, incorrect poling, power failure, interruption, short circuit, lead break, or whether a measurement value has been exceeded or not reached.

Assignees

Inventors

Classifications

  • Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections (testing of sparking plugs H01T13/58) · CPC title

  • H02H3/04Primary

    with warning or supervision in addition to disconnection, e.g. for indicating that protective apparatus has functioned {(watching of pilot wires H02H1/0084; protection of protective arrangements H02H7/008; indication of the state of electronic switches H03K17/18)} · CPC title

  • Measuring current only · CPC title

  • Testing of electronic circuits, e.g. by signal tracer ({EMC, EMP or similar testing of electronic circuits G01R31/002;} testing for short-circuits, discontinuities, leakage or incorrect line connection G01R31/50; checking computers {or computer components} G06F11/00; checking static stores for correct operation G11C29/00 {; testing receivers or transmitters of transmission systems H04B17/00}) · CPC title

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9559511B2 cover?
Circuit configuration for error reporting, having a signal transmitter ( 1 ) for issuing error signals, having an error reporting line ( 46 ) that is connected with an error report evaluation device ( 6 ), having a coupler ( 2 ) for galvanic separation of the error reporting line ( 46 ) from the signal transmitter ( 1 ), and having a power supply ( 5 ) for making available an operating voltage …
Who is the assignee on this patent?
Zink Fabian, Phoenix Contact Gmbh & Co
What technology area does this patent fall under?
Primary CPC classification H02H3/04. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).