Pixel-wise noise reduction in thermal images
US-9208542-B2 · Dec 8, 2015 · US
US9558706B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9558706-B2 |
| Application number | US-201113876837-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 28, 2011 |
| Priority date | Sep 29, 2010 |
| Publication date | Jan 31, 2017 |
| Grant date | Jan 31, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An imaging device comprising comprises a matrix of pixels, at least one data conductor connected to several pixels of the matrix, organized row-wise and successively transporting signals delivered by respectively the pixels of the row and an electronic current generator supplying several pixels, each of the pixels comprising: a transistor delivering at the node of the pixel, the signal delivered by the pixel considered and wherein can flow a bias current from the current generator, and a first electronic switch connecting the node of the pixel to the data conductor associated with this pixel as a function of a selection signal of the pixel. Each of the pixels comprises a second electronic switch, distinct from the first electronic switch, joined to the node of the pixel, the current arising from the generator to be made to flow in the transistor as a function of the selection signal for the pixel.
Opening claim text (preview).
The invention claimed is: 1. An imaging device comprising: a matrix of pixels, at least one data conductor connected to several pixels of the matrix, organized row-wise and to successively transport signals delivered by respectively each of the pixels of the row, and an electronic current generator supplying several pixels, each of the pixels of the matrix comprising: a transistor delivering at one of its terminals, termed a node of the pixel, the signal delivered by the pixel considered and in which there flows a bias current arising from the current generator, and a first electronic switch making it possible to connect the node of the pixel to the data conductor associated with this pixel as a function of a selection signal of the pixel, each of the pixels of the matrix further comprising a second electronic switch, distinct from the first electronic switch, joined to the node of the pixel so that the current arising from the generator flows in the transistor as a function of the selection signal for the pixel. 2. The device as claimed in claim 1 , further comprising at least one current-supply conductor joined to all the pixels using the same current generator, wherein the current-supply conductor is distinct from the data conductor, and wherein the current-supply conductor connects the current generator to the first and second electronic switches. 3. The device as claimed in claim 2 , wherein each pixel comprises a second transistor whose drain source link is disposed between the node of the pixel and the second electronic switch, the second transistor operating in a saturated state to render the potential of the node of the pixel independent of the position of the pixel along the current-supply conductor. 4. The device as claimed in claim 3 , wherein the electronic current generator is common to all the pixels of a row. 5. The device as claimed in claim 3 , wherein the matrix of pixels is produced on a substrate, wherein the data conductor is joined to a reading circuit of the row of pixels and wherein the reading circuit and the current generator are disposed on the substrate. 6. The device as claimed in claim 2 , wherein the electronic current generator is common to all the pixels of a row. 7. The device as claimed in claim 2 , wherein the matrix of pixels is produced on a substrate, wherein the data conductor is joined to a reading circuit of the row of pixels and wherein the reading circuit and the current generator are disposed on the substrate. 8. The device as claimed in claim 1 , wherein the electronic current generator is common to all the pixels of a row. 9. The device as claimed in claim 8 , wherein the matrix of pixels is produced on a substrate, wherein the data conductor is joined to a reading circuit of the row of pixels and wherein the reading circuit and the current generator are disposed on the substrate. 10. The device as claimed in claim 1 , wherein the matrix of pixels is produced on a substrate, wherein the data conductor is joined to a reading circuit of the row of pixels and in that the reading circuit and the current generator are disposed on the substrate. 11. The device as claimed in claim 1 , wherein the first electronic switch and the second electronic switch and are both tied to and controlled by the selection signal.
for reducing the column or line fixed pattern noise · CPC title
Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components · CPC title
Generation of voltages supplied to electrode drivers · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.