Apparatuses and methods for die seal crack detection

US9557376B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9557376-B2
Application numberUS-201615069316-A
CountryUS
Kind codeB2
Filing dateMar 14, 2016
Priority dateDec 13, 2013
Publication dateJan 31, 2017
Grant dateJan 31, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Apparatuses and methods can include a die seal between an integrated circuit region of a die and a periphery of the die. A via chain(s) may be arranged around an inner circumference of the die seal between the die seal and the integrated circuit region and/or around an outer circumference of the die seal between the die seal and the periphery of the die. The via chain may include a plurality of contacts comprised of conductive material and extending through portions of the die. Circuitry may be coupled to an end of the via chain to detect an electrical signal. Additional apparatuses and methods are described.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for detecting a crack in a die having a die seal, the method comprising: detecting an electrical signal at an end of a via chain, the via chain being arranged around a circumference of the die seal between a periphery of the die and the die seal, wherein a pad is arranged to be surrounded by the die seal and coupled to an end of the via chain, and wherein the die seal comprises a gap to route a lead for coupling the pad to the end of the via chain, the via chain including a plurality of contacts extending through portions of the die; and comparing the detected electrical signal to a criterion to determine whether a crack exists in the die. 2. The method of claim 1 , wherein the comparing comprises: determining that a crack exists in the die seal if the electrical signal has a value above or below a threshold range. 3. The method of claim 1 , wherein an additional via chain is arranged around an inner circumference of the die seal between the die seal and an integrated circuit region of the die to detect an additional electrical signal at an end of the additional via chain. 4. The method of claim 1 , wherein detecting an electrical signal at an end of a via chain comprises: detecting an additional electrical signal at an end of the additional via chain arranged around the inner circumference of the die seal between the die seal and an integrated circuit region of the die. 5. The method of claim 1 , wherein the pad comprises a first pad coupled to the end of the via chain, and a second pad coupled to another end of the via chain, and a third pad coupled to the die seal.

Assignees

Inventors

Classifications

  • Circuits for electrically characterising or monitoring manufacturing processes, e.g. circuits in tested chips or circuits in testing wafers · CPC title

  • H10P74/207Primary

    Electrical properties, e.g. testing or measuring of resistance, deep levels or capacitance-voltage characteristics · CPC title

  • Interconnections or connectors in packages · CPC title

  • Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes · CPC title

  • Interconnections within wafers or substrates, e.g. through-silicon vias [TSV] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9557376B2 cover?
Apparatuses and methods can include a die seal between an integrated circuit region of a die and a periphery of the die. A via chain(s) may be arranged around an inner circumference of the die seal between the die seal and the integrated circuit region and/or around an outer circumference of the die seal between the die seal and the periphery of the die. The via chain may include a plurality of…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification H10P74/207. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).