Detachable drone hijacker and/or jammer method, apparatus and system
US-2024380511-A1 · Nov 14, 2024 · US
US9553693B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9553693-B2 |
| Application number | US-201514751193-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 26, 2015 |
| Priority date | Jun 25, 2015 |
| Publication date | Jan 24, 2017 |
| Grant date | Jan 24, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods and apparatus to determine a level of inherent jitter for signals from a transmitter and a receiver, and modulate information onto a signal transmitted by the transmitter by using spot jitter (with bandwidth and center frequency modulation) and/or pulse width jitter in a region outside of a data region with inherent jitter to carry communication between systems.
Opening claim text (preview).
What is claimed is: 1. A method of pulse width jitter to modulate data onto a signal, comprising: modulating a pulse width jitter value onto the signal in a buffer area adjacent to a pulse edge of the signal having inherent jitter to generate an output signal, wherein a distance between successive pulse edges of the signal is substantially constant; determining signal characteristics between a transmitter and a receiver to ensure a pulse width jitter magnitude enables resolution of the pulse width jitter value at the receiver, wherein the signal characteristics include range from the transmitter to the receiver; and transmitting the output signal with a transmitter. 2. The method according to claim 1 , further including modulating a center frequency to generate the output signal. 3. The method according to claim 1 , further including modulating a center frequency to provide the output signal having first and second channels. 4. The method according to claim 3 , further including modulating different data jitter values on each side of the signal to generate the output signal. 5. The method according to claim 1 , further including encrypting the output signal. 6. The method according to claim 1 , further including directing a signal lobe at the receiver. 7. The method according to claim 1 , wherein the signal comprises a non-continuous waveform signal. 8. The method according to claim 1 , further including adjusting the buffer area to achieve a given signal-to-noise ratio. 9. The method according to claim 1 , further including receiving the transmitted signal and demodulating the pulse width jitter value. 10. The method according to claim 1 , further including communicating with a receiver to determine the buffer area. 11. The method according to claim 10 , further including dynamically adjusting the buffer area. 12. The method according to claim 1 , further including modulating a data jitter value above a threshold corresponding to a sum of inherent spot jitter and inherent transmission error to generate the output signal. 13. A system, comprising: a processor and memory; and a module, which is coupled to the processor, configured to modulate a pulse width jitter value onto a signal in a buffer area adjacent to a pulse edge of the signal having inherent jitter to generate an output signal, wherein a distance between successive pulse edges of the signal is substantially constant, and to determine signal characteristics between a transmitter and a receiver to ensure a pulse width jitter magnitude enables resolution of the pulse width jitter value at the receiver, wherein the signal characteristics include range from the transmitter to the receiver. 14. The system according to claim 13 , wherein the module is further configured to modulate a center frequency to generate the output signal. 15. The system according to claim 13 , wherein the module is further configured to modulate a data jitter value onto the signal above a threshold corresponding to a sum of inherent spot jitter and inherent transmission error. 16. A system, comprising: a processor and memory; and a module, which is coupled to the processor, configured to demodulate a pulse width jitter value modulated onto a signal in a buffer area adjacent to a pulse edge of the signal having inherent jitter to generate an output signal, wherein a distance between successive pulse edges of the signal is substantially constant, and to determine signal characteristics between a transmitter and a receiver to ensure a pulse width jitter magnitude enables resolution of the pulse width jitter value at the receiver, wherein the signal characteristics include range from the transmitter to the receiver. 17. The system according to claim 16 , wherein the module is further configured to demodulate a modulated center frequency providing first and second channels. 18. The system according to claim 16 , wherein the module is further configured to modulate a data jitter value onto the signal above a threshold corresponding to a sum of inherent spot jitter and inherent transmission error for generating an output signal for transmission by a transmitter.
with jamming and anti-jamming mechanisms both included in a same device or system, e.g. wherein anti-jamming includes prevention of undesired self-jamming resulting from jamming · CPC title
characterized by the control of the jamming frequency or wavelength · CPC title
characterized by the control of the jamming waveform or modulation type · CPC title
Circuits · CPC title
Arrangements for optimising operational condition · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.