Computer-implemented emissions estimation and anomalies detection and method and system thereof
US-2024420568-A1 · Dec 19, 2024 · US
US9547746B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9547746-B1 |
| Application number | US-201414284538-A |
| Country | US |
| Kind code | B1 |
| Filing date | May 22, 2014 |
| Priority date | Jul 19, 2007 |
| Publication date | Jan 17, 2017 |
| Grant date | Jan 17, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Systems and methods receive a model of a physical system. The model includes a virtual mechanical component that represents a physical mechanical component of the physical system, and a virtual transducer that represents a physical transducer of the physical system. The systems and methods include generating a wiring diagram that includes information for connecting the physical mechanical component or the physical transducer to a data processing device or an embedded system. The model may be executed by the data processing device or the embedded system to interact with the physical mechanical component or the physical transducer as part of Hardware-in-the Loop (HIL), Processor-in-the-Loop (PIL), or other simulation or testing.
Opening claim text (preview).
What is claimed is: 1. A method comprising: storing, in a memory of a data processing device, an executable graphical model configured to simulate a physical system, the executable graphical model including a virtual mechanical component that represents a physical mechanical component of the physical system, a virtual transducer that represents a physical transducer of the physical system, the virtual transducer coupled to the virtual mechanical component, and a control routine configured to control operation of the virtual transducer or the physical transducer; automatically generating, by a processor of the data processing device, a wiring diagram, the wiring diagram including information for connecting the virtual mechanical component or the physical mechanical component that corresponds to the virtual mechanical component of the executable graphical model to either an embedded system or the data processing device; and with the virtual mechanical component or the physical mechanical component connected to the embedded system or the data processing device according to the wiring diagram, executing the executable graphical model, where the executing includes: interacting with the physical mechanical component. 2. The method of claim 1 where the wiring diagram specifies one or more of: signal conditioning circuitry; Analog-to-Digital (A/D) circuitry; Digital-to-Analog (D/A) circuitry; up/down conversion circuitry; one or more isolation barriers; one or more power supplies; or one or more wiring connections. 3. The method of claim 2 where the wiring diagram is in the form of an executable block diagram, the method further comprising: executing the wiring diagram where the executing simulates an effect of the one or more: signal conditioning circuitry; Analog-to-Digital (A/D) circuitry; Digital-to-Analog (D/A) circuitry; up/down conversion circuitry; one or more isolation barriers; one or more power supplies; or one or more wiring connections. 4. The method of claim 1 where the physical mechanical component is connected to the embedded system or the data processing device. 5. The method of claim 1 where the physical mechanical component is connected to the embedded system, the method further comprising: generating computer code for at least a portion of the executable graphical model; and configuring the embedded system with the computer code generated for the at least a portion of the executable graphical model. 6. The method of claim 5 where the computer code generated for the at least a portion of the executable graphical model includes one or more of C code, C++ code, assembly language code, and hardware description language (HDL) code. 7. The method of claim 1 further comprising: generating a timing diagram that includes indications of values of the control routine over time. 8. The method of claim 1 where the executable graphical model further includes a front panel including one or more graphical controls or one or more indicators. 9. The method of claim 1 where the physical mechanical component is connected to the embedded system or the data processing device, and the executable graphical model interacts with the physical mechanical component through the control routine. 10. The method of claim 1 where the wiring diagram describes how to connect the physical transducer to the embedded system or the data processing device. 11. A method comprising: storing, in a memory of a data processing device, an executable graphical model configured to simulate a physical system, the executable graphical model including a virtual mechanical component that represents a physical mechanical component of the physical system, a virtual transducer that represents a physical transducer of the physical system, the virtual transducer coupled to the virtual mechanical component, and a control routine configured to control operation of the virtual transducer or the physical transducer during execution of the executable graphical model; automatically generating, by a processor of the data processing device, a wiring diagram, the wiring diagram including information for connecting the virtual transducer or the physical transducer that corresponds to the virtual transducer of the executable graphical model to either an embedded system or the data processing device; and with the virtual transducer or the physical transducer connected to the embedded system or the data processing device, executing the executable graphical model, where the executing includes: interacting with the physical transducer. 12. The method of claim 11 where the wiring diagram specifies one or more of: signal conditioning circuitry; Analog-to-Digital (A/D) circuitry; Digital-to-Analog (D/A) circuitry; up/down conversion circuitry; one or more isolation barriers; one or more power supplies; or one or more wiring connections. 13. The method of claim 11 where the physical transducer is connected to the embedded system or the data processing device. 14. The method of claim 11 where the physical transducer is connected to the data processing device and at least a portion of the executable graphical model is executed by the data processing device, the method further comprising: presenting, on a display of the data processing device, one or more results from the interacting with the physical transducer. 15. The method of claim 11 where the physical transducer is connected to the embedded system, the method further comprising: generating computer code for at least a portion of the executable graphical model; and configuring the embedded system with the computer code generated for the at least a portion of the executable graphical model. 16. A method comprising: storing, in a memory of a data processing device, i) a Computer Aided Design (CAD) model of at least a portion of a physical system, the CAD model including a virtual mechanical component that represents a physical mechanical component of the at least a portion of a physical system, and a virtual transducer that represents a physical transducer of the at least a portion of a physical system, the virtual transducer coupled to the virtual mechanical component, and ii) an executable graphical model configured to interact with the CAD model, the executable graphical model including a control routine configured to control operation of the virtual transducer of the CAD model; automatically generating, by a processor of the data processing device, a wiring diagram, the wiring diagram providing information for connecting the virtual transducer or the physical transducer that corresponds to the virtual transducer to either an embedded system or the data processing device; and with the virtual transducer or the physical transducer connected to the embedded system or the data processing device, executing the executable graphical model, where the executing includes: interacting with the physical transducer. 17. The method of claim 16 where the wiring diagram specifies one or more of: signal conditioning circuitry; Analog-to-Digital (A/D) circuitry; Digital-to-Analog (D/A) circuitry; up/down conversion circuitry; one or more isolation barriers; one or more power supplies; or one or more wiring connections. 18. The method of claim 16 where the physical transducer is connected to the embedded system or the data processing device. 19. The method of claim 16 where the physical transducer is connected to the data processing device and at l
Vehicle, aircraft or watercraft design · CPC title
Design optimisation, verification or simulation (optimisation, verification or simulation of circuit designs G06F30/30) · CPC title
Physics · mapped topic
Physics · mapped topic
Mechanical parametric or variational design · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.