Multi-pair differential lines printed circuit board common mode filter

US9544991B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9544991-B2
Application numberUS-201113977537-A
CountryUS
Kind codeB2
Filing dateDec 19, 2011
Priority dateDec 19, 2011
Publication dateJan 10, 2017
Grant dateJan 10, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Multi-pair differential lines printed circuit board common mode filters are generally described. In one embodiment, the apparatus includes a multi-layer printed circuit board, a first signal line and a second signal line forming a first differential pair on a first layer of the printed circuit board, a second differential pair on the first layer of the printed circuit board, and a common mode filter on a second layer of the printed circuit board, the common mode filter comprising an absence of a predominantly occurring dielectric material of the printed circuit board, the common mode filter spanning an area directly below at least a portion of both the first and the second differential pairs. Other embodiments are also described and claimed.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: a multi-layer printed circuit board including a first dielectric material, wherein the first dielectric material is a most predominant of any dielectric materials of the multi-layer printed circuit board; a first signal line and a second signal line forming a first differential pair on a first layer of the printed circuit board; a second differential pair on the first layer of the printed circuit board; and a common mode filter on a second layer of the printed circuit board, wherein all of the first dielectric material is external to the common mode filter, wherein the common mode filter extends directly below a portion of the first differential pair and further extends directly below portion of the second differential pair. 2. The apparatus of claim 1 , wherein the common mode filter comprises a void on the second layer directly below an area between the first differential pair and the second differential pair. 3. The apparatus of claim 1 , wherein the common mode filter comprises a magnetic lossy material. 4. The apparatus of claim 1 , wherein the common mode filter comprises a conductive lossy material. 5. The apparatus of claim 1 , further comprising a third differential pair on the first layer of the printed circuit board above the common mode filter, the third differential pair adjacent to the first differential pair and the second differential pair. 6. The apparatus of claim 1 , wherein the first layer of the printed circuit board comprises a surface level. 7. The apparatus of claim 6 , wherein the common mode filter comprises dielectric material extending up to the surface level in an area between the first differential pair and the second differential pair. 8. The apparatus of claim 1 , wherein the second layer of the printed circuit board comprises a power plane. 9. An apparatus comprising: an integrated circuit device on a multi-layer printed circuit board including a first dielectric material, wherein the first dielectric material is a most predominant of any dielectric materials of the multi-layer printed circuit board; a first differential pair coupled with the integrated circuit device, the differential pair on a first layer of the printed circuit board; a second differential pair coupled with the integrated circuit device, the second differential pair substantially parallel to the first differential pair on the first layer of the printed circuit board; and a common mode filter on a second layer of the printed circuit board, wherein all of the first dielectric material is external to the common mode filter, wherein the common mode filter extends directly below a portion of the first differential pair and further extends directly below a portion of the second differential pair. 10. The apparatus of claim 9 , wherein the common mode filter further comprises a void on the second layer directly below an area between the first differential pair and the second differential pair. 11. The apparatus of claim 9 , wherein the common mode filter comprises a magnetic lossy material. 12. The apparatus of claim 9 , wherein the common mode filter comprises a conductive lossy material. 13. The apparatus of claim 9 , wherein the common mode filter further comprises dielectric material extending up to the first layer of the printed circuit board in an area between the first differential pair and the second differential pair. 14. The apparatus of claim 9 , wherein the second layer of the printed circuit board comprises a ground plane.

Assignees

Inventors

Classifications

  • Constructional details or arrangements · CPC title

  • Electromagnetic interstage coupling · CPC title

  • H05K1/0237Primary

    High frequency adaptations (H05K1/0216 takes precedence) · CPC title

  • with stacked layers · CPC title

  • Common mode choke coil · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9544991B2 cover?
Multi-pair differential lines printed circuit board common mode filters are generally described. In one embodiment, the apparatus includes a multi-layer printed circuit board, a first signal line and a second signal line forming a first differential pair on a first layer of the printed circuit board, a second differential pair on the first layer of the printed circuit board, and a common mode f…
Who is the assignee on this patent?
Chen Chung-Hao J, Han Dong-Ho, Schaffer Mike, and 1 more
What technology area does this patent fall under?
Primary CPC classification H05K1/0237. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 10 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).