Method and apparatus for synchronization of a decoding unit
US-9998278-B2 · Jun 12, 2018 · US
US9544089B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9544089-B2 |
| Application number | US-201514698102-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 28, 2015 |
| Priority date | Jan 4, 2006 |
| Publication date | Jan 10, 2017 |
| Grant date | Jan 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A media independent interface and circuitry of a forward error correction (FEC) sublayer are provided, the circuitry of the FEC sublayer to perform forward error correction, the FEC sublayer coupled to a physical coding sublayer and a physical medium attachment (PMA) sublayer. The FEC sublayer include an encoder having a reverse gearbox, a compressor coupled to said reverse gearbox, a selector coupled to said compressor, a parity generator coupled to said compressor, a multiplexer coupled to said compressor, selector and said parity generator, a scrambler coupled to said multiplexer, and a pseudo-noise generator coupled to said scrambler.
Opening claim text (preview).
The invention claimed is: 1. An apparatus, comprising: a media independent interface; and circuitry of a forward error correction (FEC) sublayer to perform forward error correction, the FEC sublayer coupled to a physical coding sublayer and a physical medium attachment (PMA) sublayer, the FEC sublayer comprising an encoder having: a reverse gearbox; a compressor coupled to said reverse gearbox; a selector coupled to said compressor; a parity generator coupled to said compressor; a multiplexer coupled to said compressor, selector and said parity generator; a scrambler coupled to said multiplexer; and a pseudo-noise generator coupled to said scrambler.
Error control for data other than payload data, e.g. control data · CPC title
Joint error correction and other techniques (H03M13/31 and H03M13/33 take precedence) · CPC title
Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's · CPC title
Arrangements at the transmitter end · CPC title
Error detection codes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.