System and method for a mixer

US9543997B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9543997-B2
Application numberUS-201414160183-A
CountryUS
Kind codeB2
Filing dateJan 21, 2014
Priority dateJan 21, 2014
Publication dateJan 10, 2017
Grant dateJan 10, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with an embodiment, a circuit includes a mixer having a signal input port, a local oscillator input port and an output port, a lowpass filter circuit having an input coupled to the output port of the mixer and a terminal configured to be connected to a shunt capacitor, and a difference circuit having a first input coupled to the output port of the mixer, and a second input coupled to an output of the lowpass filter. The output of the difference circuit substantially rejects a DC signal component at the output port of the mixer.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit comprising: a mixer comprising a signal input port, a local oscillator input port and an output port, wherein the output port of the mixer comprises a current mode output; a first current steering circuit and a second current steering circuit, wherein the first and second current steering circuit each comprises a first positive current source, a first negative current source, and an output, and for each of the current steering circuits: the first positive current source is coupled in series with the first negative current source, wherein the first positive current source is configured to provide a positive current based on a positive output of a mixer, the first negative current source is configured to provide a negative current based on a negative output of the mixer, and an output current at the output of each current steering circuit is a sum of the first positive current source and the first negative current source; a lowpass filter circuit having an input coupled to the output of the second current steering circuit and a terminal configured to be connected to a shunt capacitor; and a difference circuit having a first input coupled to the output of the first current steering circuit and a second input coupled to the output of the second current steering circuit and an output of the lowpass filter circuit, wherein an output of the difference circuit substantially rejects a DC signal component at the output port of the mixer. 2. The circuit of claim 1 , further comprising the shunt capacitor. 3. The circuit of claim 1 , wherein: the lowpass filter circuit comprises a resistor coupled between a reference node and the second input of the difference circuit; and the difference circuit comprises an operational amplifier. 4. The circuit of claim 3 , wherein: the output port of the mixer comprises a current mode output; the terminal is connected to a first input of the operational amplifier; the difference circuit comprises first resistor coupled between an output of the operational amplifier and the first input of the operational amplifier; and the lowpass filter circuit comprises a second resistor coupled between a reference node and a second input of the operational amplifier. 5. The circuit of claim 1 , wherein: the mixer, the first current steering circuit, the second current steering circuit, the lowpass filter circuit and the difference circuit are disposed on an integrated circuit; and the terminal comprises a bonding pad disposed on the integrated circuit. 6. The circuit of claim 5 , further comprising the shunt capacitor, wherein the shunt capacitor is external to the integrated circuit. 7. The circuit of claim 1 , further comprising a low noise amplifier having an output coupled to an input of the mixer. 8. The circuit of claim 1 , wherein the mixer comprises a homodyne mixer. 9. An integrated circuit in a radar system comprising: a mixer, wherein an output port of the mixer comprises a current mode output; and a DC blocking circuit coupled to an output of the mixer, the DC blocking circuit comprising a first current steering circuit and a second current steering circuit, wherein the first and the second current steering circuit each comprises a first positive current source and a first negative current source and an output, wherein a value of the first positive current source and the first negative current source are a function of an output of the mixer, a terminal configured to be coupled to an off-chip shunt capacitor, and a difference circuit comprising a first input coupled to the terminal and an output of the first current steering circuit and a second terminal coupled to an output of the first current steering circuit; a low noise amplifier having an output coupled to an input of the mixer and an input coupled to a receive terminal of the integrated circuit; a frequency generator having an output coupled to a local oscillator port of the mixer; and a power amplifier having an input coupled to the frequency generator and an output coupled to a transmit terminal of the integrated circuit. 10. The integrated circuit of claim 9 , wherein the difference circuit comprises an operational amplifier. 11. The integrated circuit of claim 9 , further comprising a low noise amplifier having an output coupled to an input of the mixer and an input coupled to a receive terminal of the integrated circuit. 12. The integrated circuit of claim 9 , further comprising a first antenna coupled to the transmit terminal of the integrated circuit and a second antenna coupled to the receive terminal of the integrated circuit. 13. The integrated circuit of claim 9 , wherein the mixer comprises a quadrature mixer. 14. The integrated circuit of claim 9 , further comprising an in-phase DC blocking circuit and a quadrature DC blocking circuit, wherein an input of the in-phase DC blocking circuit is coupled to an in-phase output of the mixer and an input of the quadrature DC blocking circuit is coupled to a quadrature output of the mixer. 15. The integrated circuit of claim 14 , further comprising a baseband circuitry configured to recover an in-phase baseband signal and a quadrature baseband signal disposed on the integrated circuit. 16. A radar system comprising: a low noise amplifier; a homodyne mixer coupled to an output of the low noise amplifier; and a DC blocking circuit coupled to an output of the homodyne mixer, the DC blocking circuit comprising a lowpass filter circuit having an input coupled to an output of a second current steering circuit, wherein the second current steering circuit is configured to generate an output current based on an output of the homodyne mixer, and a difference circuit having a first input coupled to an output of a first current steering circuit, wherein the first current steering circuit is configured to generate an output current based on the output of the homodyne mixer. 17. The radar system of claim 16 , wherein the homodyne mixer comprises a quadrature mixer. 18. The radar system of claim 16 , wherein: the low noise amplifier, the homodyne mixer and the difference circuit are disposed on a first integrated circuit; and the lowpass filter circuit comprises a shunt capacitor that is disposed external to the first integrated circuit. 19. The radar system of claim 16 , wherein the radar system comprises a Frequency Modulated Continuous Wave (FMCW) radar system. 20. The radar system of claim 16 , further comprising: a transmit circuit having an input coupled to an output of a RF Oscillator and an output coupled to a transmit terminal; a first, a second and a third homodyne down conversion receive circuits, wherein the first, second and third homodyne down conversion receive circuit each comprises the low noise amplifier, the homodyne mixer, and the DC blocking circuit; and a local oscillator (LO) distribution circuit configured to provide an oscillator output to an input of each down conversion homodyne receive circuit.

Assignees

Inventors

Classifications

  • of land vehicles · CPC title

  • Extracting wanted echo-signals (Doppler systems G01S13/50) · CPC title

  • G01S7/032Primary

    Constructional details for solid-state radar subsystems · CPC title

  • using n-port mixer · CPC title

  • using transmission of continuous, frequency-modulated waves while heterodyning the received signal, or a signal derived therefrom, with a locally-generated signal related to the contemporaneously transmitted signal · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9543997B2 cover?
In accordance with an embodiment, a circuit includes a mixer having a signal input port, a local oscillator input port and an output port, a lowpass filter circuit having an input coupled to the output port of the mixer and a terminal configured to be connected to a shunt capacitor, and a difference circuit having a first input coupled to the output port of the mixer, and a second input coupled…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification G01S7/032. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 10 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).