Array substrate, preparation method thereof, display panel and display apparatus
US-2024377685-A1 · Nov 14, 2024 · US
US9543331B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9543331-B2 |
| Application number | US-201414435877-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 20, 2014 |
| Priority date | May 13, 2014 |
| Publication date | Jan 10, 2017 |
| Grant date | Jan 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An array substrate and manufacturing method thereof, and a display device are capable of preventing light reflection from a drain electrode, and guaranteeing the display effect of the display device. The array substrate includes a drain electrode of a thin film transistor unit, an insulating layer and a pixel electrode. The insulating layer is located between the drain electrode and the pixel electrode, and has a via hole formed therein, and the drain electrode and the pixel electrode are connected through the via hole. A surface of the pixel electrode at the via hole is a rough face.
Opening claim text (preview).
The invention claimed is: 1. An array substrate, comprising: a base substrate; a drain electrode of a thin film transistor unit, an insulating layer and a pixel electrode on the base substrate, wherein, the insulating layer is located between the drain electrode and the pixel electrode, the insulating layer has a via hole formed therein, and the drain electrode and the pixel electrode are connected through the via hole, a surface of the pixel electrode at the via hole is a rough face, wherein an orthographic projection of the drain electrode of the thin film transistor on the base substrate falls completely within a scope of orthographic projection of the rough face of the pixel electrode. 2. The array substrate according to claim 1 , wherein, the surface of the pixel electrode at the via hole is subjected to a plasma treatment. 3. The array substrate according to claim 2 , wherein, the plasma includes hydrogen plasma or silane plasma. 4. The array substrate according to claim 1 , wherein, the pixel electrode is made of a transparent conductive thin film of an indium oxide based metal oxide. 5. The array substrate according to claim 4 , wherein, the rough face of the pixel electrode includes metal indium in big particles. 6. A display device, comprising the array substrate according to claim 1 . 7. A manufacturing method of an array substrate, comprising: forming a drain electrode of a thin film transistor unit, an insulating layer and a pixel electrode on a base substrate, wherein, the insulating layer is located between the drain electrode and the pixel electrode, and has a via hole formed therein, and the drain electrode and the pixel electrode are connected through the via hole; treating a surface of the pixel electrode at the via hole to be a rough face, wherein an orthographic projection of the drain electrode of the thin film transistor on the base substrate falls completely within a scope of orthographic projection of the rough face of the pixel electrode. 8. The manufacturing method of the array substrate according to claim 7 , wherein, treating the surface of the pixel electrode at the via hole to be the rough face includes: treating the pixel electrode at the via hole with plasma, so that the surface of the pixel electrode at the via hole is the rough face. 9. The manufacturing method of the array substrate according to claim 8 , wherein, the plasma includes hydrogen plasma or silane plasma. 10. The manufacturing method of the array substrate according to claim 7 , wherein, the pixel electrode is made of a transparent conductive thin film of an indium oxide based metal oxide. 11. The manufacturing method of the array substrate according to claim 10 , wherein, the rough face of the pixel electrode includes metal indium in big particles. 12. The array substrate according to claim 2 , wherein, the pixel electrode is made of a transparent conductive thin film of an indium oxide based metal oxide. 13. The array substrate according to claim 3 , wherein, the pixel electrode is made of a transparent conductive thin film of an indium oxide based metal oxide. 14. The display device according to claim 6 , wherein, the surface of the pixel electrode at the via hole is subjected to a plasma treatment. 15. The display device according to claim 14 , wherein, the plasma includes hydrogen plasma or silane plasma. 16. The display device according to claim 6 , wherein, the pixel electrode is made of a transparent conductive thin film of an indium oxide based metal oxide. 17. The display device according to claim 16 , wherein, the rough face of the pixel electrode includes metal indium in big particles.
Electricity · mapped topic
Physics · mapped topic
Electricity · mapped topic
Through-hole connection of the pixel electrode to the active element through an insulation layer · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.