Pixel circuit and display panel
US-2024428730-A1 · Dec 26, 2024 · US
US9542882B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9542882-B2 |
| Application number | US-201113305816-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 29, 2011 |
| Priority date | Jan 10, 2011 |
| Publication date | Jan 10, 2017 |
| Grant date | Jan 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An organic light emitting diode display includes: a panel; a data driver connected to a data line formed on the panel; a gate driver crossing the data line in an insulated manner and connected to gate lines formed on the panel; an input line for receiving clock signals from the outside; a first connecting line electrically connected to the input line to supply the clock signal to the gate driver; a second connecting line electrically connected to the input line; and a third connecting line extended from the second connecting line to electrically connect the second connecting line and the first connecting line.
Opening claim text (preview).
What is claimed is: 1. An organic light emitting diode display comprising: a panel comprising: a first electrode disposed on a first substrate; an organic emission layer disposed on the first electrode; and a second electrode disposed on the organic emission layer; a data driver connected to a data line formed in the panel; a gate driver connected to a gate line formed in the panel; an input line for receiving a clock signal from an outside element; a first connecting line directly electrically connected to the input line to supply the clock signal to the gate driver, the first connecting line overlapping with the second electrode; a second connecting line directly electrically connected to the input line, the second connecting line overlapping with none of the first and second electrodes; and a third connecting line electrically connecting the second connecting line to the first connecting line. 2. The organic light emitting diode display of claim 1 , wherein the gate line is formed with a gate transparent layer and a gate metal layer formed on the gate transparent layer, and the first electrode is formed on the same layer and with the same material as the gate transparent layer. 3. The organic light emitting diode display of claim 1 , wherein the first connecting line is formed on the same layer and with the same material as the data line. 4. The organic light emitting diode display of claim 1 , wherein the second connecting line is formed on the same layer and with the same material as the gate line. 5. The organic light emitting diode display of claim 4 , wherein the third connecting line is formed on the same layer and with the same material as the second connecting line. 6. The organic light emitting diode display of claim 1 , wherein the data line crosses the gate line, the panel further comprising: a first insulation layer provided between the gate line and the data line; and a second insulation layer provided on the data line and including an organic material, the second connecting line not overlapping with the second insulation layer.
using an active matrix · CPC title
Electricity · mapped topic
Electricity · mapped topic
Details of drivers for scan electrodes · CPC title
comprising structures specially adapted for lowering the resistance · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.