Method of fabricating a thin film transistor substrate using a plurality of photo masks and liquid crystal display

US9536902B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9536902-B2
Application numberUS-201414401105-A
CountryUS
Kind codeB2
Filing dateOct 10, 2014
Priority dateSep 12, 2014
Publication dateJan 3, 2017
Grant dateJan 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor array substrate includes a pixel electrode layout area, a data electrode layout area, a transparent pixel electrode layer formed in the pixel electrode layout area, a first metal layer, a first dielectric layer, an amorphous silicon layer, a second metal layer, a second dielectric layer formed in the pixel electrode layout area and the data electrode layout area. The first dielectric layer covers the first metal layer. The amorphous silicon layer, the second metal layer and the second dielectric layer are sequentially formed on the first dielectric layer. The transparent pixel electrode layer is connected to the second metal layer through a via hole formed in the pixel electrode area of the second dielectric layer. Moreover, a method for manufacturing the thin film transistor array and a liquid crystal display including the thin film transistor array substrate also are provided.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a thin film transistor array substrate, comprising: A) forming a first metal layer in a pixel electrode layout area and a data electrode layout area using a first photo mask; B) depositing a first dielectric layer; C) forming a second metal layer on the first dielectric layer using a second photo mask; D) depositing a second dielectric layer; E) forming a via hole in a pixel electrode layout area of a second dielectric layer using a third photo mask; F) forming a transparent pixel electrode layer on the pixel electrode layout area of the second dielectric layer using a fourth photo mask, wherein the transparent pixel electrode layer is connected to the pixel electrode layout area of second metal layer via the via hole; wherein the method further comprises a step of depositing a photoresist layer on the first dielectric layer prior to execute the step C). 2. The method of claim 1 , wherein the photoresist layer is a red photoresist layer, a green photoresist layer or a blue photoresist layer. 3. A liquid crystal display, comprising a thin film transistor array substrate, a second substrate opposite to the thin film transistor array substrate, and a liquid crystal layer interposed between the thin film transistor array substrate and the second substrate; the thin film transistor array substrate, comprising: a pixel electrode layout area and a data electrode layout area; the thin film transistor array substrate further comprising a transparent pixel electrode layer formed in the pixel electrode layout area, and further comprising a first metal layer, a first dielectric layer, an amorphous silicon layer, a second metal layer and a second dielectric layer all formed in the pixel electrode layout are and the data electrode layout area; the first dielectric layer covering the first metal layer; the amorphous silicon layer, the second metal layer and the second dielectric being sequentially formed on the first dielectric layer and thereby the first dielectric layer being located between the first metal layer and the amorphous silicon layer; the transparent pixel electrode layer being connected to the second metal layer via a via hole formed in the pixel electrode area of the second dielectric layer; wherein the thin film transistor array substrate further comprises a photoresist layer formed between the first dielectric layer and the amorphous silicon layer and thereby the first metal layer, the first dielectric layer, the photoresist layer and the amorphous silicon layer are sequentially arranged in that order. 4. The liquid crystal display of claim 3 , wherein the photoresist layer is a red photoresist layer, a green photoresist layer or a blue photoresist layer.

Assignees

Inventors

Classifications

  • Manufacture or treatment · CPC title

  • Through-hole connection of the pixel electrode to the active element through an insulation layer · CPC title

  • characterised by their geometrical arrangement · CPC title

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • characterised by their electrical, optical, physical properties; materials therefor; method of making · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9536902B2 cover?
A thin film transistor array substrate includes a pixel electrode layout area, a data electrode layout area, a transparent pixel electrode layer formed in the pixel electrode layout area, a first metal layer, a first dielectric layer, an amorphous silicon layer, a second metal layer, a second dielectric layer formed in the pixel electrode layout area and the data electrode layout area. The firs…
Who is the assignee on this patent?
Shenzhen China Star Optoelect, Shenzhen China Star Optoelect
What technology area does this patent fall under?
Primary CPC classification H10D30/6723. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).