Circuit package for connecting to an electro-photonic memory fabric
US-2024345316-A1 · Oct 17, 2024 · US
US9535614B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9535614-B2 |
| Application number | US-201314086355-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 21, 2013 |
| Priority date | Nov 21, 2013 |
| Publication date | Jan 3, 2017 |
| Grant date | Jan 3, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory system or flash card may include memory maintenance scheduling that improves the endurance of memory. Certain parameters, such as temperature, are measured and used for scheduling maintenance. For example, memory maintenance may be performed or postponed depending on the ambient temperature of the card. The memory maintenance operations may be ranked or classified (e.g. in a memory maintenance queue based on priority) to correspond with threshold values of the parameters for a more efficient scheduling of memory maintenance. For example, at a low temperature threshold, only high priority maintenance operations are performed, while at a higher temperature threshold, any priority maintenance operation is performed.
Opening claim text (preview).
We claim: 1. A flash memory device comprising: a non-volatile storage having an array of memory blocks storing data; a temperature sensor adjacent the non-volatile storage; and a controller in communication with the non-volatile storage and the temperature sensor, the controller is configured for: receiving a temperature value from the temperature sensor; generating a memory maintenance queue for memory maintenance operations to be performed with the non-volatile storage, wherein the operations are organized in the queue based on priority and the priority for each of the operations is based on at least one of a time since the operation was received, a time required to finish the operation, a number of times the operation was submitted, or a priority coefficient, wherein the priority coefficient is based on historical data of maintenance operations and wherein high priority operations are performed regardless of the temperature value; and performing low priority operations when the temperature value is above a temperature threshold and during idle time. 2. The device of claim 1 wherein the priority comprises a multiplication of the time since the operation was received and the number to times the operation was submitted and the priority coefficient. 3. The device of claim 1 wherein the historical data comprises a relative amount of maintenance activity. 4. A method for scheduling memory maintenance operations in a flash memory device comprising: in a non-volatile storage device having a controller and blocks of memory, the controller: receives a temperature value; generates a memory maintenance queue for the operations to be performed on the blocks of memory, wherein the operations are organized in the queue based on a priority, wherein the priority for each of the operations is based on at least one of a time since the operation was received, a time required to finish the operation, a number of times the operation was submitted, or a priority coefficient, further wherein the priority for each operation is based on a priority coefficient and a multiplication of time since the operation was received and number of times the operation was submitted; performs lower priority operations when the temperature value is above a temperature threshold and during idle time; and performs high priority operations regardless of the temperature value. 5. The method of claim 4 wherein the temperature value is an ambient temperature of the flash memory device. 6. The method of claim 4 wherein the temperature sensor is located at a host. 7. The method of claim 4 wherein the temperature sensor is located in the non-volatile storage device and communicates with the controller. 8. The method of claim 4 wherein the priority coefficient is based on historical data of maintenance operations. 9. A flash memory device comprising: a non-volatile storage having an array of memory blocks storing data; a temperature sensor adjacent the non-volatile storage; and a controller in communication with the non-volatile storage and the temperature sensor, the controller is configured to: monitor idle time of the flash memory device; monitor a temperature of the flash memory device from the temperature sensor; and execute lower priority memory maintenance operations during the idle time and when the monitored temperature is above a temperature threshold, wherein the priority is determined based on a priority coefficient that reflects historical data of maintenance operations. 10. The flash memory device of claim 9 wherein the monitoring of the temperature comprises receiving a temperature from a temperature sensor. 11. The flash memory device of claim 10 wherein the flash memory device further comprises the temperature sensor coupled with the controller and configured to monitor the temperature and communicate the temperature to the controller. 12. The flash memory device of claim 9 wherein the controller is further configured to: execute higher priority maintenance operations regardless of the temperature. 13. The flash memory device of claim 9 wherein the controller is further configured to: receive an indication whether a power source is present; and execute lowest priority maintenance operations during the idle time and when the monitored temperature is above a temperature threshold and when the power source is present.
Disturbance prevention or evaluation; Refreshing of disturbed memory data · CPC title
Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title
with means for avoiding disturbances due to temperature effects · CPC title
using charge storage in a floating gate · CPC title
Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.