System and method for video coding
US-2024314310-A1 · Sep 19, 2024 · US
Image processor
US9532075B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9532075-B2 |
| Application number | US-201414219148-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 19, 2014 |
| Priority date | Mar 22, 2013 |
| Publication date | Dec 27, 2016 |
| Grant date | Dec 27, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The image processor includes a ⅓ multiplier circuit that approximately multiplies an input value X by ⅓. The ⅓ multiplier circuit includes a loop operation circuit that repeatedly perform a predetermined operation by loops, and a setting circuit that sets a required number of loops in the loop operation circuit. The loop operation circuit includes a register that receives an input of an input value, a bit shift circuit that performs bit shift by 2 bits to the right on a value output from the register, and an adder circuit that adds an input value and a value output from the bit shift circuit, and inputs the added value to the register.
First claim
Opening claim text (preview).
What is claimed is: 1. An image processor that derives a predetermined parameter to be included in a Network Abstraction Layer (NAL) unit packet in generating a NAL unit packet in compression coding of a moving image, the image processor comprising: a ⅓ multiplier circuit configured to approximately multiply an input value by ⅓, the ⅓ multiplier circuit including a loop operation circuit configured to repeatedly perform a predetermined operation by loops; and a setting circuit c…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9532075B2 cover?
- The image processor includes a ⅓ multiplier circuit that approximately multiplies an input value X by ⅓. The ⅓ multiplier circuit includes a loop operation circuit that repeatedly perform a predetermined operation by loops, and a setting circuit that sets a required number of loops in the loop operation circuit. The loop operation circuit includes a register that receives an input of an input v…
- Who is the assignee on this patent?
- Megachips Corp
- What technology area does this patent fall under?
- Primary CPC classification H04N19/13. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Dec 27 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).