Gate drive on array unit and method for driving the same, gate drive on array circuit and display apparatus

Patent metadata

Field	Value
Publication number	US-9530345-B2
Application number	US-201514890345-A
Country	US
Kind code	B2
Filing date	Apr 10, 2015
Priority date	Oct 31, 2014
Publication date	Dec 27, 2016
Grant date	Dec 27, 2016

Abstract

Provided are a GOA unit and driving method, a GOA circuit and a display apparatus. A first node control unit ( 31 ) pulls a first node (PU) to a voltage at a first level terminal (CN) under the control of a first input terminal (IN), or to a voltage at a second level terminal (CNB) under the control of a second input terminal (INPUT). A second node control unit ( 32 ) pulls a second node (PD) to a voltage at a third level terminal (VGH) under the control of the first level terminal (CN), the second level terminal (CNB), a second clock signal terminal (CK 2 ) and a third clock signal terminal (CK 3 ), or to a voltage at a fourth level terminal (VGL) under the control of the first node (PU). An output unit ( 33 ) outputs a signal at the first clock signal terminal (CK 1 ) under the control of the first node (PU), or pulls the output terminal (OUTPUT) to the voltage at the fourth level terminal (VGL) under the control of the second node (PD).

First claim

What is claimed is:

1. A gate drive on array GOA unit, comprising a first node control unit, a second node control unit and an output unit; wherein
the first node control unit is connected to a first input terminal, a second input terminal, a first level terminal, a second level terminal, a first node, a second node and a fourth level terminal, and is configured to pull a voltage at the first node to a voltage at the first level terminal under the control of a signal at the first input terminal, or pull the voltage at the first node to a voltage at the second level terminal under the control of a signal at the second input terminal;
the second node control unit is connected to the first level terminal, the second level terminal, a third level terminal, the fourth level terminal, a second clock signal terminal, a third clock signal terminal, the first node and the second node, and is configured to pull a voltage at the second node to a voltage at the third level terminal under the control of the first level terminal, the second level terminal, the second clock signal terminal and the third clock signal terminal, or pull the voltage at the second node to a voltage at the fourth level terminal under the control of the first node;
the output unit is connected to an output terminal, a first clock signal terminal, the first node, the second node and the fourth level terminal, and is configured to output a signal at the first clock signal terminal to the output terminal as a gate driving signal under the control of the first node, or pull the voltage at the output terminal to the voltage at the fourth level terminal under the control of the second node.

2. The GOA unit of claim 1 , wherein the first node control unit comprises:
a first transistor having a gate connected to the first input terminal, a source connected to the first level terminal and a drain connected to the first node, and configured to pull the voltage at the first node to the voltage at the first level terminal under the control of the signal at the first input terminal; and
a second transistor having a gate connected to the second input terminal, a source connected to the second level terminal and a drain connected to the first node, and configured to pull the voltage at the first node to the voltage at the second level terminal under the control of the signal at the second input terminal.

3. The GOA unit of claim 2 , wherein the first node control unit is further configured to pull the voltage at the first node to the voltage at the fourth level terminal under the control of the second node, and further comprises a sixth transistor having a gate connected to the second node, a source connected to the first node and a drain connected to the fourth level terminal and configured to pull the voltage at the first node to the voltage at the fourth level terminal under the control of the second node.

4. The GOA unit of claim 1 , wherein the output unit comprises:
a third transistor having a gate connected to the first node, a source connected to the first clock signal terminal and a drain connected to the output terminal, and configured to output the signal at the first clock signal terminal to the output terminal as the gate driving signal under the control of the first node;
a fourth transistor having a gate connected to the second node, a source connected to the output terminal and a drain connected to the fourth level terminal, and configured to pull the voltage at the output terminal to the voltage at the fourth level terminal under the control of the signal of the second node.

5. The GOA unit of claim 4 , wherein the output unit further comprises a second capacitor having a first electrode connected to the first node and a second electrode connected to the output terminal, and configured to store the voltage at the first node.

6. The GOA unit of claim 1 , wherein the second node control unit comprises:
a fifth transistor having a gate connected to the first node, a source connected to the second node and a drain connected to the fourth level terminal, and configured to pull the voltage at the second node to the fourth level terminal under the control of the signal at the first node;
a seventh transistor having a gate connected to the second clock signal terminal, a source connected to the first level terminal;
an eighth transistor having a gate connected to the third clock signal terminal, a drain connected to the second level terminal and a source connected to a drain of the seventh transistor; and
a ninth transistor having a gate connected to the drain of the seventh transistor, a source connected to the third level terminal and a drain connected to the second node.

7. The GOA unit of claim 1 , wherein the second node control unit comprises:
a fifth transistor having a gate connected to the first node, a source connected to the second node and a drain connected to the fourth level terminal, and configured to pull the voltage at the second node to the voltage at the fourth level terminal under the control of the signal at the first node;
a seventh transistor having a gate connected to the first level terminal, a source connected to the second clock signal terminal;
an eighth transistor having a gate connected to the second level terminal, a drain connected to the third clock signal terminal and a source connected to the drain of the seventh transistor; and
a ninth transistor having a gate connected to the drain of the seventh transistor, a source connected to the third level terminal and a drain connected to the second node.

8. The GOA unit of claim 6 , wherein the second node control unit further comprises a first capacitor having a first electrode connected to the second node and a second electrode connected to the fourth level terminal, and configured to hold the voltage at the second node.

9. A method for driving the GOA unit of claim 1 , comprising:
during a first phase, the first node control unit pulls the voltage at the first node to the voltage at the first level terminal under the control of the signal at the first input terminal, and the second node control unit pulls the voltage at the second node to the voltage at the fourth level terminal under the control of the signal at the first node;
during a second phase, the output unit outputs a signal at the first clock signal terminal to the output terminal as a gate driving signal under the control of the first node, and the second node control unit pulls the voltage at the second node to the voltage at the fourth level terminal under the control of the signal at the first node;
during a third phase, the second node control unit pulls the voltage at the second node to the voltage at the third level terminal under the control of the first level terminal, the second level terminal, the second clock signal terminal and the third clock signal terminal, the first node control unit pulls the voltage at the first node to the voltage at the second level terminal under the control of the signal at the second input terminal, and the output unit pulls the voltage at the output terminal to the voltage at the fourth level terminal under the control of the second node.

10. The method for driving the GOA unit of claim 9 , wherein
during the third phase, the first node control unit further pulls the voltage at the first node to the voltage at the fourth level terminal under the control of the signal at the second node.

11. A method for driving the GOA unit of claim 1 , comprising:
during a first phase, the first node control unit pulls the voltage at the first node to the voltage at the second level terminal under the control of the signal at the second input terminal, and the s

Assignees

• Boe Technology Group Co Ltd
• Ordos Yuansheng Optoelectronics Co Ltd

Inventors

• Li Fuqiang
• Hu Like

Classifications

• G09G3/2092 Primary

  Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title

• G11C19/28 Primary

  using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title

• G09G2310/0283

  Arrangement of drivers for different directions of scanning · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title