Ambient light sensors with photodiode leakage current compensation
US-9116043-B2 · Aug 25, 2015 · US
US9525420B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9525420-B2 |
| Application number | US-201514867981-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 28, 2015 |
| Priority date | Jun 3, 2013 |
| Publication date | Dec 20, 2016 |
| Grant date | Dec 20, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Techniques are described for providing highly integrated and configurable IO ports for integrated circuits that can be individually configured for a variety of general purpose digital or analog functions, such as multiple channel analog-to-digital converters (ADC), multiple channel digital-to-analog converters (DAC), multiplexers, GPIOs, analog switches, switch and multiplexers, digital logic level translators, comparators, temperature sensors and relays, and so forth. The configurations of individual ports can be set by a configuration register that can, for instance, designate the function and voltage range of the port without impacting the other ports. In embodiments, logic mapping of a port order sequence can be defined. A data register can also be included for handling microcontroller commands and storing conversion results from, for instance, a port functioning as an ADC input port. These capabilities can be combined with its multi-range, high voltage and high current capability to increase functionality.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit device comprising: a memory for storing a configuration register for furnishing an on-chip register setting; a plurality of ports, respective ones of the ports being timed-multiplexing configurable to function as an input or output to communicate at least one of a digital or analog signal based on the on-chip register setting; and at least one of an analog-to-digital converter or a digital-to-analog converter that is time-multiplexed to the plurality of ports. 2. The integrated circuit device as recited in claim 1 , wherein respective ones of the plurality of ports are separately configurable. 3. The integrated circuit device as recited in claim 1 , wherein respective ones of the plurality of ports are capable of functioning as at least one of an analog in, an analog out, a digital in, or a digital out. 4. The integrated circuit device as recited in claim 1 , the memory for storing a port configuration setting and a voltage range. 5. The integrated circuit device as recited in claim 4 , further comprising a data register stored in volatile memory for storing a DAC code associated with a respective port. 6. The integrated circuit device as recited in claim 4 , wherein each port of the plurality of ports is separately configurable to accept a voltage range. 7. The integrated circuit device as recited in claim 1 , wherein each port of the plurality of ports is configured for a general purpose analog or digital function. 8. An integrated circuit device comprising: a port manager operable to configure a plurality of ports that are each separately timed-multiplexing configurable to support either a digital signal or an analog signal in either an input or output configuration; an analog-to-digital converter communicatively coupled to the plurality of ports by an analog-to-digital converter sequencer, the analog-to-digital converter time-multiplexed to the plurality of ports; a digital-to-analog converter communicatively coupled to the plurality of ports by a digital-to-analog converter sequencer, the digital-to-analog converter time-multiplexed to the plurality of ports; and memory for storing a register that is configured to accept user selection of a sequence used by at least one of the analog-to-digital converter sequencer or the digital-to-analog converter sequencer. 9. The integrated circuit device as recited in claim 8 , wherein the analog-to-digital converter and the digital-to-analog converter, respectively, are the only analog-to-digital converter and the only digital-to-analog converter communicatively coupled to the port. 10. The integrated circuit device as recited in claim 8 , wherein each port of the plurality of ports is configurable to function as general purpose analog or digital function. 11. The integrated circuit device as recited in claim 10 , wherein a general purpose analog or digital function is at least one of multiple channel analog-to-digital converters (ADC), multiple channel digital-to-analog converters (DAC), multiplexers, GPIOs, analog switch, switch and multiplexer, digital logic level translators, comparators, temperature sensors and relays. 12. The integrated circuit device as recited in claim 8 , further comprising volatile memory configured to contain a data register that is constructed to contain ADC conversion results associated with each of the ports in the plurality of ports. 13. The electronic device as recited in claim 8 , wherein each port of the plurality of ports is originally set in high impedance mode (High-Z). 14. An integrated circuit device comprising: a plurality of ports that are each separately timed-multiplexing configurable to support either a digital signal or an analog signal in either an input or output configuration; an analog-to-digital converter communicatively coupled to the plurality of ports by an analog-to-digital converter sequencer, the analog-to-digital converter time-multiplexed to the plurality of ports; a digital-to-analog converter communicatively coupled to the plurality of ports by a digital-to-analog converter sequencer, the digital-to-analog converter time-multiplexed to the plurality of ports; and memory for storing a register that is configured to accept user selection of a sequence used by at least one of the analog-to-digital converter sequencer or the digital-to-analog converter sequencer. 15. The integrated circuit device as recited in claim 14 , wherein respective ones of the plurality of ports are separately configurable. 16. The integrated circuit device as recited in claim 14 , wherein respective ones of the plurality of ports are capable of functioning as at least one of an analog in, an analog out, a digital in, or a digital out. 17. The integrated circuit device as recited in claim 14 , wherein the register comprises a configuration register that is constructed to store a port configuration setting and a voltage range. 18. The integrated circuit device as recited in claim 17 , wherein the register further comprises a data register for storing a conversion result associated with a respective port. 19. The integrated circuit device as recited in claim 18 , wherein each port of the plurality of ports is separately configurable to accept a voltage range. 20. The integrated circuit device as recited in claim 14 , wherein each port of the plurality of ports is configured for a general purpose analog or digital function.
programmable · CPC title
Analogue/digital converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title
Digital/analogue converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title
Analogue/digital conversion; Digital/analogue conversion (conversion of analogue values to or from differential modulation H03M3/00) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.