Display Substrate and Manufacturing Method therefor, and Display Apparatus
US-2024397777-A1 · Nov 28, 2024 · US
US9525071B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9525071-B2 |
| Application number | US-201314380270-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 22, 2013 |
| Priority date | Feb 22, 2012 |
| Publication date | Dec 20, 2016 |
| Grant date | Dec 20, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A flexible high-voltage thin-film transistor includes a gate electrode, a source electrode, a drain electrode, a dielectric layer, and a flexible semiconductor layer. The flexible semiconductor layer serves as a channel for the transistor and is in electrical communication with the source electrode and the drain electrode. The drain electrode is laterally offset from the gate electrode. The dielectric layers is configured and arranged with respect to other elements of the transistor such that the transistor is stably operable to facilitate switching of relatively high drain voltages using relatively small controlling gate voltages.
Opening claim text (preview).
What is claimed is: 1. A flexible high-voltage thin-film transistor comprising: a gate electrode; a source electrode; a drain electrode; a dielectric layer, wherein a first portion of the dielectric layer is disposed between the gate electrode and the source electrode, and wherein a second portion of the dielectric layer is disposed between the gate electrode and the drain electrode; and a flexible semiconductor layer disposed between, and in electrical communication with, the source electrode and the drain electrode, the flexible semiconductor layer being electrically insulated from the gate electrode, and the flexible semiconductor layer comprising an ungated region laterally separating the gate electrode from the drain electrode. 2. The flexible high-voltage thin-film transistor of claim 1 , wherein the dielectric layer has a dielectric constant that is higher than about 4.0. 3. The flexible high-voltage thin-film transistor of claim 1 , wherein the dielectric layer has a dielectric constant that is higher than about 4.3, about 4.5, about 4.8, about 5.0, about 5.3, about 5.5, about 6.0, about 6.5, or about 7.0. 4. The flexible high-voltage thin-film transistor of claim 1 , wherein the dielectric layer comprises an organic material, an inorganic material, or a small molecule. 5. The flexible high-voltage thin-film transistor of claim 4 , wherein the organic dielectric material comprises a parylene, a polyvinylphenol, a polyvinylalchohol, a polythienylene vinylene, a functionalized pentacene, a polydimethylsiloxane, or any combination thereof. 6. The flexible high-voltage thin-film transistor of claim 4 , wherein the inorganic dielectric material comprises s an oxide or a nitride of aluminum, silicon, germanium, gallium, indium, tin, antimony, tellurium, bismuth, titanium, vanadium, chromium, manganese, cobalt, nickel, copper, zinc, zirconium, niobium, molybdenum, palladium, cadmium, hafnium, tantalum, or tungsten, or any combination thereof. 7. The flexible high-voltage thin-film transistor of claim 4 , wherein the inorganic dielectric material comprises aluminum oxide, bismuth zinc niobate, hafnium oxide, barium strontium titanate, silicon nitride, or any combination thereof. 8. The flexible high-voltage thin-film transistor of claim 1 , wherein the flexible semiconductor layer is formed from amorphous silicon deposited at a temperature below about 200° C., about 300° C., about 400° C., about 800° C., or about 1200° C. 9. The flexible high-voltage thin-film transistor of claim 1 , wherein the flexible semiconductor layer is formed from a pentacene or a tetracene. 10. The flexible high-voltage thin-film transistor of claim 1 , wherein, in operation, a voltage at the drain electrode can be maintained at greater than about 70V, about 85V, about 100V, about 125V, about 150V, about 200V, about 300V, about 400V, about 550V, or about 700V. 11. The flexible high-voltage thin-film transistor of claim 1 , further comprising a field plate disposed proximate to the flexible semiconductor layer at an area between the gate electrode and the drain electrode, wherein the field plate comprises a conductive material. 12. The flexible high-voltage thin-film transistor of claim 1 , wherein the dielectric layer comprises a composite of an organic dielectric material and an inorganic dielectric material. 13. The flexible high-voltage thin-film transistor of claim 12 , wherein the organic dielectric material has a breakdown capacity of greater than about 10 6 V/cm. 14. The flexible high-voltage thin-film transistor of claim 12 , wherein the inorganic dielectric material has a dielectric constant of greater than about 7.0.
the micromechanical device and the control or processing electronics being integrated on the same substrate · CPC title
Organic PV cells · CPC title
Electrical characteristics, e.g. reducing driving voltage, improving resistance to peak voltage · CPC title
Amorphous silicon · CPC title
Flexible substrates · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.