Semiconductor substrate, semiconductor device and method of manufacturing the semiconductor device

US9520286B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9520286-B2
Application numberUS-201414892034-A
CountryUS
Kind codeB2
Filing dateMay 2, 2014
Priority dateMay 31, 2013
Publication dateDec 13, 2016
Grant dateDec 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor substrate having a silicon-based substrate, a buffer layer provided on the silicon-based substrate and made of a nitride semiconductor containing boron, and an operation layer formed on the buffer layer, wherein a concentration of boron in the buffer layer gradually decreasing toward a side of the operation layer from a side of the silicon-based substrate. Thereby, the semiconductor substrate in which the buffer layer contains boron sufficient to obtain a dislocation suppression effect and boron is not diffused to the operation layer is provided.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor substrate comprising: a silicon-based substrate; a buffer layer provided on the silicon-based substrate and comprised of a nitride semiconductor containing boron; and an operation layer formed on the buffer layer, wherein the buffer layer has a stacked body comprising of three or more layers, and a concentration of boron in the stacked body gradually decreases toward a side of the operation layer from a side of the silicon-based substrate. 2. The semiconductor substrate according to claim 1 , wherein a concentration of boron in a region at a side of the operation layer in the buffer layer is less than 5×10 16 atoms/cm 3 . 3. The semiconductor substrate according to claim 1 , wherein the buffer layer is stacked such that a first layer comprised of Al y Ga 1-y N and a second layer comprised of Al x Ga 1-x N(0≦x≦y≦1) are repeatedly stacked. 4. The semiconductor substrate according to claim 2 , wherein the buffer layer is stacked such that a first layer comprised of Al y Ga 1-y N and a second layer comprised of Al x Ga 1-x N(0≦x≦y≦1) are repeatedly stacked. 5. The semiconductor substrate according to claim 1 , wherein a concentration of boron of the silicon-based substrate is higher than a concentration of boron in a region at a side of the silicon-based substrate in the buffer layer. 6. The semiconductor substrate according to claim 2 , wherein a concentration of boron of the silicon-based substrate is higher than a concentration of boron in a region at a side of the silicon-based substrate in the buffer layer. 7. The semiconductor substrate according to claim 3 , wherein a concentration of boron of the silicon-based substrate is higher than a concentration of boron in a region at a side of the silicon-based substrate in the buffer layer. 8. The semiconductor substrate according to claim 4 , wherein a concentration of boron of the silicon-based substrate is higher than a concentration of boron in a region at a side of the silicon-based substrate in the buffer layer. 9. A semiconductor device comprising: the semiconductor substrate according to claim 1 ; a first electrode formed on the operation layer; and a second electrode formed on the operation layer, wherein the first electrode and the second electrode are disposed such that a current flows from the first electrode to the second electrode via the operation layer. 10. A semiconductor device comprising: the semiconductor substrate according to claim 2 ; a first electrode formed on the operation layer; and a second electrode formed on the operation layer, wherein the first electrode and the second electrode are disposed such that a current flows from the first electrode to the second electrode via the operation layer. 11. A semiconductor device comprising: the semiconductor substrate according to claim 3 ; a first electrode formed on the operation layer; and a second electrode formed on the operation layer, wherein the first electrode and the second electrode are disposed such that a current flows from the first electrode to the second electrode via the operation layer. 12. A semiconductor device comprising: the semiconductor substrate according to claim 4 ; a first electrode formed on the operation layer; and a second electrode formed on the operation layer, wherein the first electrode and the second electrode are disposed such that a current flows from the first electrode to the second electrode via the operation layer. 13. A semiconductor device comprising: the semiconductor substrate according to claim 5 ; a first electrode formed on the operation layer; and a second electrode formed on the operation layer, wherein the first electrode and the second electrode are disposed such that a current flows from the first electrode to the second electrode via the operation layer. 14. A method of manufacturing a semiconductor device comprising: forming a buffer layer comprised of a nitride semiconductor on a silicon-based substrate, the buffer layer having a stacked body comprising of three or more layers; and forming an operation layer on the buffer layer, wherein the step of forming the buffer layer comprises a stage in which boron is introduced into the buffer layer such that a concentration of boron in the buffer layer gradually decreases toward a side of the operation layer from a side of the silicon-based substrate. 15. The method of manufacturing the semiconductor device according to claim 14 , wherein the stage in which boron is introduced into the buffer layer comprises a stage in which boron is diffused in the buffer layer from the silicon-based substrate in which boron is doped by thermal diffusion. 16. The method of manufacturing the semiconductor device according to claim 14 , wherein the stage in which boron is introduced into the buffer layer comprises a stage in which boron is doped from a vapor phase by introducing dopant gas when the buffer layer is formed by vapor phase epitaxial growth. 17. The method of manufacturing the semiconductor device according to claim 15 , wherein the stage in which boron is introduced into the buffer layer comprises a stage in which boron is doped from a vapor phase by introducing dopant gas when the buffer layer is formed by vapor phase epitaxial growth. 18. The method of manufacturing the semiconductor device according to claim 14 , wherein a stacked body in which a first layer comprised of Al y Ga 1-y N and a second layer comprised of Al x Ga 1-x N(0≦x≦y≦1) are repeatedly stacked is formed as the buffer layer, and both of the first layer and the second layer contain the boron. 19. The method of manufacturing the semiconductor device according to claim 15 , wherein a stacked body in which a first layer comprised of Al y Ga 1-y N and a second layer comprised of Al x Ga 1-x N(0≦x≦y≦1) are repeatedly stacked is formed as the buffer layer, and both of the first layer and the second layer contain the boron. 20. The method of manufacturing the semiconductor device according to claim 14 , wherein a concentration of boron of the silicon-based substrate is made higher than a concentration of boron in a region at a side of the silicon-based substrate in the buffer layer.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9520286B2 cover?
A semiconductor substrate having a silicon-based substrate, a buffer layer provided on the silicon-based substrate and made of a nitride semiconductor containing boron, and an operation layer formed on the buffer layer, wherein a concentration of boron in the buffer layer gradually decreasing toward a side of the operation layer from a side of the silicon-based substrate. Thereby, the semicondu…
Who is the assignee on this patent?
Sanken Electric Co Ltd, Shinetsu Handotai Kk, Shanken Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P14/3416. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).